



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 1.2 A Programmable Device Power Supply with Integrated 16-Bit Level Setting DACs

Data Sheet

AD5560

## FEATURES

**Programmable device power supply (DPS)**

FV, MI, MV, FNMV functions

**5 internal current ranges (on-chip R<sub>SENSE</sub>)**

±5 µA, ±25 µA, ±250 µA, ±2.5 mA, ±25 mA

**2 external high current ranges (external R<sub>SENSE</sub>)**

EXTFORCE1: ±1.2 A maximum

EXTFORCE2: ±500 mA maximum

**Integrated programmable levels**

All 16-bit DACs: force DAC, comparator DACs, clamp DACs, offset DAC, OSD DAC, DGS DAC

**Programmable Kelvin clamp and alarm**

**Offset and gain correction registers on-chip**

**Ramp mode on force DAC for power supply slewing**

**Programmable slew rate feature, 1 V/µs to 0.3 V/µs**

**DUTGND Kelvin sense and alarm**

**25 V FV span with asymmetrical operation within –22 V/+25 V**

**On-chip comparators**

**Gangable for higher current**

**Guard amplifier**

**System PMU connections**

**Current clamps**

**Die temperature sensor and shutdown feature**

**On-chip diode thermal array**

**Diagnostic register allows access to internal nodes**

**Open-drain alarm flags (temperature, current clamp, Kelvin alarm)**

**SPI-/MICROWIRE-/DSP-compatible interface**

**64-lead (10 mm × 10 mm) TQFP with exposed pad (on top)**

**72-ball (8 mm × 8 mm) flip-chip BGA**

## APPLICATIONS

**Automatic test equipment (ATE)**

**Device power supply**

## GENERAL DESCRIPTION

The AD5560 is a high performance, highly integrated device power supply consisting of programmable force voltages and measure ranges. This part includes the required DAC levels to set the programmable inputs for the drive amplifier, as well as clamping and comparator circuitry. Offset and gain correction is included on-chip for DAC functions. A number of programmable measure current ranges are available: five internal fixed ranges and two external customer-selectable ranges (EXTFORCE1 and EXTFORCE2) that can supply currents up to ±1.2 A and ±500 mA, respectively. The voltage range possible at this high current level is limited by headroom and the maximum power

dissipation. Current ranges in excess of ±1.2 A or at high current and high voltage combinations can be achieved by paralleling or ganging multiple DPS devices. Open-drain alarm outputs are provided in the event of overcurrent, overtemperature, or Kelvin alarm on either the SENSE or DUTGND line.

The DPS functions are controlled via a simple 3-wire serial interface compatible with SPI, QSPI™, MICROWIRE™, and DSP interface standards running at clock speeds of up to 50 MHz.

Rev. E

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2008–2016 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

# AD5560\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

---

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- AD5560 Evaluation Board

## DOCUMENTATION

### Data Sheet

- AD5560: 1.2 A Programmable Device Power Supply with Integrated 16-Bit Level Setting DACs Data Sheet

### User Guides

- User Guide for the AD5560 Device Power Supply (DPS) with DACs

## REFERENCE DESIGNS

- CN0130

## DESIGN RESOURCES

- AD5560 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all AD5560 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

---

## TABLE OF CONTENTS

Features .....	1	Adjusting the Autocompensation Mode .....	39
Applications.....	1	Dealing with Parallel Load Capacitors .....	39
General Description .....	1	DAC Levels.....	39
Revision History .....	3	Force and Comparator DACs .....	39
Functional Block Diagram .....	4	Clamp DACs .....	39
Specifications.....	5	OSD DAC .....	40
Timing Characteristics .....	13	DUTGND DAC.....	40
Timing Diagrams.....	13	Offset DAC.....	40
Absolute Maximum Ratings.....	15	Offset and Gain Registers.....	40
ESD Caution.....	15	Reference Selection .....	41
Pin Configurations and Function Descriptions .....	16	Calibration.....	41
Typical Performance Characteristics .....	20	Additional Calibration.....	41
Terminology .....	28	System Level Calibration.....	41
Theory of Operation .....	29	Choosing AV <sub>DD</sub> /AV <sub>SS</sub> Power Supply Rails .....	42
Force Amplifier.....	29	Choosing HCAV <sub>SSX</sub> and HCAV <sub>DDX</sub> Supply Rails .....	42
DAC Reference Voltage (VREF).....	29	Power Dissipation.....	42
Open-Sense Detect (OSD) Alarm and Clamp .....	29	Package Composition and Maximum Vertical Force.....	43
Device Under Test Ground (DUTGND).....	29	Slew Rate Control.....	43
GPO.....	29	Serial Interface .....	45
Comparators.....	30	SPI Interface .....	45
Current Clamps .....	30	SPI Write Mode .....	45
Short-Circuit Protection.....	30	SDO Output .....	45
Guard Amplifier .....	30	RESET Function .....	45
Compensation Capacitors.....	30	BUSY Function .....	45
Current Range Selection.....	31	LOAD Function .....	45
High Current Ranges .....	31	Register Update Rates .....	46
Ideal Sequence for Gang Mode.....	32	Control Registers .....	47
Compensation for Gang Mode.....	32	DPS and DAC Addressing .....	47
System Force/Sense Switches .....	32	Readback Mode .....	58
Die Temperature Sensor and Thermal Shutdown.....	33	DAC Readback.....	58
Measure Output (MEASOUT) .....	33	Power-On Default .....	58
V <sub>MID</sub> Voltage .....	33	Using the HCAV <sub>DDX</sub> and HCAV <sub>SSX</sub> Supplies .....	60
Force Amplifier Stability.....	36	Power Supply Sequencing .....	60
Poles and Zeros in a Typical System .....	37	Required External Components .....	61
Minimizing the Number of External Compensation Components .....	37	Power Supply Decoupling .....	62
Extra Poles and Zeros in the AD5560.....	37	Applications Information .....	63
Compensation Strategies .....	38	Thermal Considerations.....	63
Optimizing Performance for a Known Capacitor Using Autocompensation Mode.....	38	Temperature Contour Map on the Top of the Package .....	64

**REVISION HISTORY****5/2016—Rev. D to Rev. E**

Changes to Figure 1.....	4
Changes to High Current Ranges Section .....	31
Added Calibration Section, Reducing Zero-Scale Error Section, Reducing Gain Error Section, Calibration Example Section, Additional Calibration Section, and System Level Calibration Section .....	41
Added Figure 58; Renumbered Sequentially .....	42
Changes to Table 25 .....	57

**8/2012—Rev. C to Rev. D**

Added 72-Ball Flip-Chip BGA (Throughout).....	1
Added Figure 7 and Table 5 (Renumbered Sequentially) .....	18
Added Applications Information Section .....	62
Updated Outline Dimensions.....	64
Changes to Ordering Guide.....	65

**10/2010—Rev. B to Rev. C**

Changes to Force Output Voltage Parameter and Load Transient Response Parameter, Table 1.....	5
Changes to Figure 52 .....	29
Changes to Table 9 .....	32

**9/2009—Rev. A to Rev. B**

Changes to Table 1, Measure Current and Measure Voltage Parameters.....	6
Changes to Die Temperature Sensor and Thermal Shutdown Section .....	31
Changes to Table 10 and Table 11 .....	32
Changes to Table 18, Bit 15 .....	45
Changes to Table 23, Bits[15:12] .....	50
Changes to Table 25 .....	54

**12/2008—Rev. 0 to Rev. A**


Changes to Figure 1 .....	4
Changes to Table 1 .....	4
Changes to Table 2 .....	13
Changes to Table 3 .....	15
Changes to Open-Sense Detect (OSD) Alarm and Clamp .....	27
Changes to Figure 53 .....	30
Change to $g_m$ Maximum Rating, Table 13 .....	34
Changes to Table 19 .....	46
Changes to Bit 7, Bit 8 Functions, Table 21 .....	48
Changes to Power Supply Decoupling Section .....	59

**11/2008—Revision 0: Initial Version**

## FUNCTIONAL BLOCK DIAGRAM

I00-67770

AD5560

Figure 1.  
Rev. E | Page 4 of 66

## SPECIFICATIONS

$HCAV_{DDX} \leq (AV_{SS} + 33 \text{ V})$ ,  $HCAV_{DDX} \leq AV_{DD}$ ,  $HCAV_{SSx} \geq AV_{SS}$ ,  $AV_{DD} \geq 8 \text{ V}$ ,  $AV_{SS} \leq -5 \text{ V}$ ,  $|AV_{DD} - AV_{SS}| \geq 16 \text{ V}$  and  $\leq 33 \text{ V}$ ,  $DV_{CC} = 2.3 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{REF} = 5 \text{ V}$ , gain ( $m$ ), offset ( $c$ ), and DAC offset registers are at default values;  $AGND = DGND = 0 \text{ V}$ ;  $T_J = 25^\circ\text{C}$  to  $90^\circ\text{C}$ , maximum specifications, unless otherwise noted. FSV is full-scale voltage, FSVR is full-scale voltage range, FSC is full-scale current, FSCR is full-scale current range.

**Table 1.**

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
FORCE VOLTAGE					
Force Output Voltage <sup>1</sup>					
EXTFORCE1	$AV_{SS} + 2.25$	$AV_{DD} - 2.25$		V	Allow $\pm 500 \text{ mV}$ for external $R_{SENSE}$ voltage drop
	$HCAV_{SS}1x + 1.75$	$HCAV_{SS}1x - 1.75$		V	Allow $\pm 500 \text{ mV}$ for external $R_{SENSE}$ voltage drop
	$HCAV_{SS}1x + 1.25$	$HCAV_{DD}1x - 1.25$		V	Allow $\pm 500 \text{ mV}$ for external $R_{SENSE}$ voltage drop; reduced headroom/footroom, clamps must be enabled <sup>2</sup>
EXTFORCE2	$AV_{SS} + 2.25$	$AV_{DD} - 2.25$		V	Allow $\pm 500 \text{ mV}$ for external $R_{SENSE}$ voltage drop
	$HCAV_{SS}2x + 1.75$	$HCAV_{DD}2x - 1.75$		V	Allow $\pm 500 \text{ mV}$ for external $R_{SENSE}$ voltage drop
	$HCAV_{SS}2x + 1.25$	$HCAV_{DD}2x - 1.25$		V	Allow $\pm 500 \text{ mV}$ for external $R_{SENSE}$ voltage drop; reduced headroom/footroom, clamps must be enabled <sup>2</sup>
FORCE	$AV_{SS} + 2.75$	$AV_{DD} - 2.75$		V	Internal current ranges, includes $\pm 500 \text{ mV}$ for internal $R_{SENSE}$ voltage drop
Headroom/Footroom <sup>1</sup>	-2.75	+2.75		V	Internal current ranges to $AV_{DD}/AV_{SS}$ , includes $\pm 500 \text{ mV}$ for internal $R_{SENSE}$ voltage drop.
Headroom/Footroom <sup>1</sup>	-2.25	+2.25		V	External current ranges, EXTFORCE1/EXTFORCE2 to $HCAV_{DDx}$ and $HCAV_{SSx}$ supplies; includes $\pm 500 \text{ mV}$ for external $R_{SENSE}$ voltage drop. <sup>3</sup>
Force Output Voltage Span	-22	+25		V	May be a skewed range but within headroom requirements and maximum power dissipation for current range
Forced Voltage Linearity Error	-2	+2		mV	
Forced Voltage Offset Error	-50	+50		mV	Uncalibrated, use $c$ register to calibrate, measured at midscale
Forced Voltage Offset Error Tempco <sup>1</sup>		27		$\mu\text{V}/^\circ\text{C}$	Standard deviation = $23 \mu\text{V}/^\circ\text{C}$
Forced Voltage Gain Error	-25	+25		mV	Uncalibrated, use $m$ register to calibrate
Forced Voltage Gain Error Tempco <sup>1</sup>		4		ppm/ $^\circ\text{C}$	Standard deviation = $3 \text{ ppm}/^\circ\text{C}$
Short-Circuit Current Limit <sup>3</sup>					Clamps off
EXTFORCE1	-3.5	$\pm 2.7$	+3.5	A	Positive and negative dc short-circuit current
EXTFORCE2	-1.25	$\pm 0.9$	+1.25	A	Positive and negative dc short-circuit current
FORCE	-75	$\pm 50$	+75	mA	$\pm 25 \text{ mA}$ range, positive and negative dc short-circuit current
	-20	$\pm 10$	+20	mA	All other ranges, positive and negative dc short-circuit current
Active $C_{Fx}$ Buffer	-64	+64		mA	
DC Load Regulation <sup>1</sup>	-1	+1		mV	EXTFORCE1 range, $\pm 1 \text{ A}$ load current change
	-0.4	+0.4		mV	EXTFORCE2 range, $\pm 0.5 \text{ A}$ load current change
Load Transient Response <sup>1</sup>		70		mV	1.2 A load step into $100 \mu\text{F}$ DUT capacitance ( $10 \text{ m}\Omega$ ESR), autocompensation mode
		140		mV	1.2 A load step into $30 \mu\text{F}$ DUT capacitance ( $10 \text{ m}\Omega$ ESR), autocompensation mode
NSD <sup>1</sup>		350		nV/ $\sqrt{\text{Hz}}$	Measured at 1 kHz, at output of FORCE
MEASURE CURRENT RANGES					Sense resistors are trimmed to within 1%, nominal $\pm 500 \text{ mV}$ $V_{SENSE}$
Internal Sense Resistors <sup>1</sup>		100		k $\Omega$	$\pm 5 \mu\text{A}$ current range
		20		k $\Omega$	$\pm 25 \mu\text{A}$ current range
		2		k $\Omega$	$\pm 250 \mu\text{A}$ current range
		200		$\Omega$	$\pm 2.5 \text{ mA}$ current range
		20		$\Omega$	$\pm 25 \text{ mA}$ current range

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Measure Current Ranges					Specified current ranges with $V_{REF} = 5\text{ V}$ and MI gain = 20, or with $V_{REF} = 2.5\text{ V}$ and MI gain = 5
	±5			µA	Set using internal sense resistor
	±25			µA	Set using internal sense resistor
	±250			µA	Set using internal sense resistor
	±2.5			mA	Set using internal sense resistor
	±25			mA	Set using internal sense resistor
	±500			mA	Set using internal sense resistor
	±1200			mA	EXTFORCE2, set by user with external sense resistor, limited by headroom requirements and maximum power dissipation
					EXTFORCE1, set by user with external sense resistor, limited by headroom requirements and maximum power dissipation
MEASURE CURRENT					All offset DAC/supply combinations settings, all gain settings are measure current = ( $I_{DUT} \times R_{SENSE} \times MI\ gain$ ), unless otherwise noted
Differential Input Voltage Range <sup>1</sup>	-0.64		+0.64	V	Maximum voltage across $R_{SENSE}$ , MI gain = 20
	-0.7		+0.7	V	Maximum voltage across $R_{SENSE}$ , MI gain = 10
Output Voltage Span <sup>1</sup>		25		V	Measure current block alone (internal node)
Offset Error	-1		+1	% FSC	At 0 A, MI gain = 20, MEASOUT gain = 1
Offset Error Tempco <sup>1</sup>		-1		ppm of FSC/°C	Standard deviation = 13 ppm/°C
Offset Error	-1.5		+1.5	% FSC	At 0 A, MI gain = 10, MEASOUT gain = 1
Offset Error Tempco <sup>1</sup>		-1		ppm of FSC/°C	Standard deviation = 13 ppm/°C
Offset Error	-1.5		+1.5	% FSC	At 0 A, MI gain = 20, MEASOUT gain = 0.2
Offset Error Tempco <sup>1</sup>		3		ppm of FSC/°C	Standard deviation = 13 ppm/°C
Offset Error	-3		+3	% FSC	At 0 A, MI gain = 10, MEASOUT gain = 0.2
Offset Error Tempco <sup>1</sup>		8		ppm of FSC/°C	Standard deviation = 15 ppm/°C
Gain Error	-2		+2	% FSC	Internal current ranges, all gain settings
Gain Error <sup>1</sup>	-1		+1	% FSC	External current ranges, excluding $R_{SENSE}$
Gain Error Tempco <sup>1</sup>		20		ppm/°C	Standard deviation = 5 ppm/°C
MEASOUT Gain = 1					All supply conditions
Linearity Error	-0.01		+0.01	% FSCR	MI gain = 20 and 10
MEASOUT Gain = 0.2					Nominal supply (±16.5 V, 0x8000 offset DAC)
Linearity Error	-0.06		+0.06	% FSCR	MI gain = 20
Linearity Error	-0.05		+0.05	% FSCR	MI gain = 10
MEASOUT Gain = 0.2					Low supply (-25 V/+8 V, 0xD4EB offset DAC)
Linearity Error	-0.125		+0.125	% FSCR	MI gain = 20
Linearity Error	-0.175		+0.175	% FSCR	MI gain = 10
MEASOUT Gain = 0.2					High supply (-5 V/+28 V, 0xD1D offset DAC)
Linearity Error	-0.0875		+0.0875	% FSCR	MI gain = 20
Linearity Error	-0.1		+0.1	% FSCR	MI gain = 10
Common-Mode Error	-0.005		+0.005	%FSVR/V	% of FS change at measure output per volts change in DUT voltage
NSD <sup>1</sup>		900		nV/√Hz	MI gain = 20, MEASOUT gain = 1, measured at MEASOUT at 1 kHz, inputs grounded
		550		nV/√Hz	MI gain = 10, MEASOUT gain = 1, measured at MEASOUT at 1 kHz, inputs grounded
		170		nV/√Hz	MI gain = 20, MEASOUT gain = 0.2, measured at MEASOUT at 1 kHz, inputs grounded
		110		nV/√Hz	MI gain = 10, MEASOUT gain = 0.2, measured at MEASOUT at 1 kHz, inputs grounded
MEASURE VOLTAGE					MEASOUT Gain 1 and MEASOUT Gain 0.2
Measure Voltage Range <sup>1</sup>	$AV_{SS} + 2.75$		$AV_{DD} - 2.75$	V	All voltage ranges
Gain Error	-0.1		+0.1	% FS	
Gain Error Tempco <sup>1</sup>		3		ppm/°C	Standard deviation = 2 ppm/°C
MEASOUT Gain = 1					
Linearity Error	-2		+2	mV	
Offset Error	-12		+12	mV	
Offset Error Tempco <sup>1</sup>		2		µV/°C	Standard deviation = 12 µV/°C
NSD <sup>1</sup>		100		nV/√Hz	At 1 kHz, at MEASOUT, inputs grounded

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
MEASOUT Gain = 0.2 Linearity Error	-5.5 -9 -4	+5.5 +24 +13		mV	Referred to MV input, nominal supply ( $\pm 16.5$ V, 0x8000 offset DAC)
				mV	Referred to MV input, low supply (-25 V/+8 V, 0xD4EB offset DAC)
				mV	Referred to MV input, high supply (-5 V/+28 V, 0xD1D offset DAC)
Offset Error Offset Error Tempco <sup>1</sup>	-30	10	+20	mV $\mu$ V/°C	Referred to MV output Standard deviation = 12 $\mu$ V/°C, referred to MV output
NSD <sup>1</sup>		50		nV/ $\sqrt{\text{Hz}}$	At 1 kHz, at MEASOUT, inputs grounded
COMBINED LEAKAGE					Includes SYS_SENSE, SYS_FORCE, EXTFORCE1, EXTFORCE2, EXTMEASIH1, EXTMEASIH2, EXTMEASIL, FORCE, and SENSE; measured with $\overline{PD} = 1$ , $\overline{SW-INH} = 0$ (power up and tristate)
Leakage Current Leakage Current Tempco <sup>1</sup>	-37.5 -30	+37.5 +30 $\pm 0.1$		nA nA nA/°C	$T_J = 25^\circ\text{C}$ to $70^\circ\text{C}$
SENSE INPUT Leakage Current Leakage Current Tempco <sup>1</sup> Pin Capacitance <sup>1</sup>	-2.5	+2.5 $\pm 0.01$ 10		nA nA/°C pF	Measured with $\overline{PD} = 1$ , $\overline{SW-INH} = 0$ (power-up and tristate)
EXTMEASIH1, EXTMEASIH2, EXTMEASIL Leakage Current Leakage Current Tempco <sup>1</sup> Pin Capacitance <sup>1</sup>	-2.5	+2.5 $\pm 0.01$ 5		nA nA/°C pF	Measured with $\overline{PD} = 1$ , $\overline{SW-INH} = 0$ (power-up and tristate)
FORCE OUTPUT, FORCE Maximum Current Drive <sup>1</sup> Leakage Current Leakage Current Tempco <sup>1</sup> Pin Capacitance <sup>1</sup>	-30 -10	+30 +10 $\pm 0.03$ 120		mA nA nA/°C pF	Measured with $\overline{PD} = 1$ , $\overline{SW-INH} = 0$ (power-up and tristate)
EXTFORCE1 OUTPUTS Maximum Current Drive <sup>1</sup> Leakage Current Leakage Current Tempco <sup>1</sup> Pin Capacitance <sup>1</sup>	-1200	+1200 +7.5 $\pm 0.03$ 275		mA nA nA/°C pF	Set with external sense resistor, limited by headroom and power dissipation Measured with $\overline{PD} = 1$ , $\overline{SW-INH} = 0$ (power-up and tristate)
EXTFORCE2 OUTPUTS Maximum Current Drive <sup>1</sup> Leakage Current Leakage Current Tempco <sup>1</sup> Pin Capacitance <sup>1</sup>	-500	+500 +5 $\pm 0.02$ 100		mA nA nA/°C pF	Set with external sense resistor, limited by headroom and power dissipation Measured with $\overline{PD} = 1$ , $\overline{SW-INH} = 0$ (power-up and tristate)
SYS_SENSE Voltage Range Leakage Current Leakage Current Tempco <sup>1</sup> Path On Resistance Pin Capacitance <sup>1</sup>	$AV_{SS}$ -2.5	$AV_{DD}$ +2.5 $\pm 0.005$ 280 5		V nA nA/°C $\Omega$ pF	SYS_SENSE high-Z, force amplifier inhibited $AV_{DD} = 16.5$ V, $AV_{SS} = -16.5$ V

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SYS_FORCE					
Voltage Range	AV <sub>SS</sub>		AV <sub>DD</sub>	V	
Current Carrying Capability <sup>1</sup>	-25	+25		mA	
Leakage Current	-2.5		+2.5	nA	SYS_FORCE high-Z, force amplifier inhibited
Leakage Current Tempco <sup>1</sup>		±0.005	±0.025	nA/°C	
Path On Resistance			35	Ω	
Pin Capacitance <sup>1</sup>		5		pF	AV <sub>DD</sub> = 16.5 V, AV <sub>SS</sub> = -16.5 V
SYS_DUTGND	AV <sub>SS</sub>		AV <sub>DD</sub>	V	
Voltage Range		300	400	Ω	
Path On Resistance					AV <sub>DD</sub> = 16.5 V, AV <sub>SS</sub> = -16.5 V
CURRENT CLAMP					
Clamp Accuracy	Programmed clamp value	Programmed clamp value + 10		% of FS	MI gain = 20, with clamp separation of 2 V, and 1 V separation from AGND/0 A
VCLL to VCLH <sup>1</sup>	Programmed clamp value	Programmed clamp value + 20		% of FS	MI gain = 10, with clamp separation of 2 V, and 1 V separation from AGND/0 A
VCLL to 0 A <sup>1</sup>	2			V	10% of FSCR (MI gain = 20), 20% of FSCR (MI gain = 10), restriction to prevent both clamps activating together
VCLL to 0 A <sup>1</sup>	1			V	5% of FSCR (MI gain = 20), 10% of FSCR (MI gain = 10), restriction to avoid impinging on FV before programmed level
VCLH to 0 A <sup>1</sup>	1			V	5% of FSCR (MI gain 20), 10% of FSCR (MI gain = 10), restriction to avoid impinging on FV before programmed level
Clamp Activation Response Time <sup>1</sup>		20	100	μs	Measured from <u>BUSY</u> going low to visible clamping
Clamp Recovery <sup>1</sup>		2	5	μs	Measured from <u>BUSY</u> going low to visible recovery
Alarm Delay <sup>1</sup>		50		μs	Time for <u>CLALM</u> to flag
FORCE AMPLIFIER					
Slew Rate <sup>1</sup>		1		V/μs	Fastest slew rate, controlled via serial interface
Maximum Stable Load Capacitance <sup>1</sup>		0.312		V/μs	Slowest slew rate, controlled via serial interface
Voltage Overshoot/Undershoot <sup>1</sup>			160	μF	
			5	%	Of programmed value ( $\geq 1$ V)
SETTLING TIME (FORCE AMPLIFIER)					
FV (1200 mA EXTFORCE1 Range) <sup>1</sup>	Compensation Register 1 = 0x4880 (229 nF to 380 nF, ESR 74 to 140 mΩ)				To within 10 mV of programmed value
FV (900 mA EXTFORCE1 Range) <sup>1</sup>	16	25		μs	3.7 V step, R <sub>DUT</sub> = 2.4 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (500 mA EXTFORCE2 Range) <sup>1</sup>	18	30		μs	8 V step, R <sub>DUT</sub> = 8.8 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (300 mA EXTFORCE2 Range) <sup>1</sup>	34	53		μs	15 V step, R <sub>DUT</sub> = 30 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (25 mA Range) <sup>1,3</sup>	25	50		μs	10 V step, R <sub>DUT</sub> = 33.3 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (2.5 mA Range) <sup>1,3</sup>	125	180		μs	20 V step, R <sub>DUT</sub> = 800 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (250 μA Range) <sup>1,3</sup>	300	500		μs	10 V step, R <sub>DUT</sub> = 4 kΩ, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (25 μA Range) <sup>1,3</sup>	300	500		μs	10 V step, R <sub>DUT</sub> = 40 kΩ, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (5 μA Range) <sup>1,3</sup>	400	600		μs	10 V step, R <sub>DUT</sub> = 400 kΩ, C <sub>DUT</sub> = 0.22 μF, full dc load
	20	40		μs	1 V step, R <sub>DUT</sub> = 200 kΩ, C <sub>DUT</sub> = 0.22 μF, full dc load
FV (180 mA EXTFORCE1 Range) <sup>1</sup>	Compensation Register 1 = 0x8880 (1.7 μF to 2.9 μF, ESR 74 to 140 mΩ)				
FV (100 mA EXTFORCE2 Range) <sup>1</sup>	16	25		μs	3 V step, C <sub>DUT</sub> = 2.2 μF, full dc load
	60	80		μs	8 V step, C <sub>DUT</sub> = 2.2 μF, full dc load
FV (180 mA EXTFORCE1 Range) <sup>1</sup>	Compensation Register 1 = 0xB880 (7.9 μF to 13 μF, ESR 74 to 140 mΩ)				
FV (100 mA EXTFORCE2 Range) <sup>1</sup>	55	70		μs	3 V step, C <sub>DUT</sub> = 10 μF, full dc load
	210	260		μs	8 V step, C <sub>DUT</sub> = 10 μF, full dc load
FV (180 mA EXTFORCE1 Range) <sup>1</sup>	Compensation Register 1 = 0xC880 (13 μF to 22 μF, ESR 74 to 140 mΩ)				
FV (100 mA EXTFORCE2 Range) <sup>1</sup>	65	80		μs	3 V step, C <sub>DUT</sub> = 20 μF, full dc load
	310	370		μs	8 V step, C <sub>DUT</sub> = 20 μF, full dc load

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments	
SETTLING TIME (FV, MEASURE CURRENT)	Compensation Register 1 = 0x4880 (229 nF to 380 nF, ESR 74 to 140 mΩ)				To within 10 mV of programmed value	
MI (1200 mA EXTFORCE1 Range) <sup>1</sup>	30	40		μs	3.7 V step, R <sub>DUT</sub> = 2.4 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MI (900 mA EXTFORCE1 Range) <sup>1</sup>	32	42		μs	8 V step, R <sub>DUT</sub> = 8.8 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MI (500 mA EXTFORCE2 Range) <sup>1</sup>	69	95		μs	15 V step, R <sub>DUT</sub> = 30 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MI (300 mA EXTFORCE2 Range) <sup>1</sup>	70	100		μs	10 V step, R <sub>DUT</sub> = 33.3 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MI (25 mA Range) <sup>1,3</sup>	650			μs	20 V step, R <sub>DUT</sub> = 800 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MI (2.5 mA Range) <sup>1,3</sup>	6400			μs	10 V step, R <sub>DUT</sub> = 4 kΩ, C <sub>DUT</sub> = 0.22 μF, full dc load	
MI Buffer Alone <sup>1</sup>	10	15		μs	0.5 V step using MEASOUT high-Z to within 10 mV of final value	
SETTLING TIME (FV, MEASURE VOLTAGE)	Compensation Register 1 = 0x4880 (229 nF to 380 nF, ESR 74 to 140 mΩ)				To within 10 mV of programmed value	
MV (1200 mA Range) <sup>1</sup>	16			μs	3.7 V step, R <sub>DUT</sub> = 2.4 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MV (900 mA Range) <sup>1</sup>	20			μs	8 V step, R <sub>DUT</sub> = 8.8 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MV (500 mA Range) <sup>1</sup>	34			μs	15 V step, R <sub>DUT</sub> = 30 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MV (300 mA Range) <sup>1</sup>	25			μs	10 V step, R <sub>DUT</sub> = 33.3 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MV (25 mA Range) <sup>1,3</sup>	125	180		μs	20 V step, R <sub>DUT</sub> = 800 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
MV (2.5 mA Range) <sup>1,3</sup>	300	500		μs	10 V step, R <sub>DUT</sub> = 4 kΩ, C <sub>DUT</sub> = 0.22 μF, full dc load	
MV (250 μA Range) <sup>1,3</sup>	300	500		μs	10 V step, R <sub>DUT</sub> = 40 kΩ, C <sub>DUT</sub> = 0.22 μF, full dc load	
MV Buffer Alone <sup>1</sup>	2	5		μs	10 V step using MEASOUT high-Z to within 10 mV of final value	
SETTLING TIME (FV) SAFE MODE					To within 100 mV of programmed value	
FV (1200 mA EXTFORCE1 Range) <sup>1</sup>	25			μs	3.7 V step, R <sub>DUT</sub> = 3.1 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
FV (180 mA EXTFORCE1 Range) <sup>1</sup>	303			μs	3 V step, R <sub>DUT</sub> = 16 Ω, C <sub>DUT</sub> = 0.22 μF to 20 μF, full dc load	
FV (100 mA EXTFORCE2 Range) <sup>1</sup>	660			μs	8 V step, R <sub>DUT</sub> = 33.3 Ω, C <sub>DUT</sub> = 0.22 μF to 20 μF, full dc load	
FV (25 mA Range) <sup>1,3</sup>	760	1000		μs	20 V step, R <sub>DUT</sub> = 400 Ω, C <sub>DUT</sub> = 0.22 μF, full dc load	
SWITCHING TRANSIENTS						
Range Change Transient <sup>1</sup>			0.5	% of FV	C <sub>DUT</sub> = 10 μF, changing from higher to adjacent lower ranges (except EXTFORCE1 to EXTFORCE2)	
			20	mV	C <sub>DUT</sub> = 10 μF, changing from lower (5 μA) to higher range (EXTFORCE1)	
			0.5	% of FV	C <sub>DUT</sub> = 100 μF, changing between all ranges	
DAC SPECIFICATIONS						
Force/Comparator/Offset DACs						
Resolution						
Voltage Output Span	-22	16	+25	Bits V	V <sub>REF</sub> = 5 V, minimum and maximum values set by offset DAC	
Differential Nonlinearity <sup>1</sup>	-1		+1	LSB	Guaranteed monotonic	
Offset DAC						
Gain Error	-20		+20	mV		
Clamp DAC					CLL < CLH	
Resolution						
Voltage Output Span	-22	16	+25	Bits V	V <sub>REF</sub> = 5 V, minimum and maximum values set by offset DAC	
Differential Nonlinearity <sup>1</sup>	-1		+1	LSB	Guaranteed monotonic	
OSD DAC						
Resolution						
Voltage Output Span	0.62	16	5	Bits V	V <sub>REF</sub> = 5 V	
Differential Nonlinearity <sup>1</sup>	-2		+2	LSB		
DGS DAC						
Resolution						
Voltage Output Span	0	16	5	Bits V	V <sub>REF</sub> = 5 V	
Differential Nonlinearity <sup>1</sup>	-2		+2	LSB		
Comparator DAC Dynamic						
Output Voltage Settling Time <sup>1</sup>					1 V change to 1 LSB	
Slew Rate <sup>1</sup>						
Digital-to-Analog Glitch Energy <sup>1</sup>						
Glitch Impulse Peak Amplitude <sup>1</sup>						
	3.5	6		μs		
	1			V/μs		
	10			nV-s		
	40			mV		

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE INPUT					
VREF DC Input Impedance	1			MΩ	Typically 100 MΩ
VREF Input Current	-10		+10	μA	Per input; typically ±30 nA
VREF Range <sup>1</sup>	2		5	V	
COMPARATOR					
Error	-7		+7	mV	Measured directly at comparator; does not include measure block errors Uncalibrated
VOLTAGE COMPARATOR					With respect to the measured voltage
Propagation Delay <sup>1</sup>	-12	0.25	+12	μs mV	Uncalibrated
Error <sup>1</sup>					
CURRENT COMPARATOR					
Propagation Delay <sup>1</sup>	-1.5	0.25	1	μs	
Error <sup>1</sup>			+1.5	%	Of programmed current range, uncalibrated
MEASURE OUTPUT, MEASOUT					
Measure Output Voltage Span <sup>1</sup>	-12.81		+12.81	V	MEASOUT gain = 1, V <sub>REF</sub> = 5 V, offset DAC = 0x8000
Measure Output Voltage Span <sup>1</sup>	-6.405		+6.405	V	MEASOUT gain = 1, V <sub>REF</sub> = 2.5 V
Measure Output Voltage Span <sup>1</sup>	0		5.125	V	MEASOUT gain = 0.2, V <sub>REF</sub> = 5 V, offset DAC = 0x8000
Measure Output Voltage Span <sup>1</sup>	0		2.56	V	MEASOUT gain = 0.2, V <sub>REF</sub> = 2.5 V
Measure Pin Output Impedance			115	Ω	
Output Leakage Current	-100		+100	nA	
Output Capacitance <sup>1</sup>		5		pF	
Short-Circuit Current <sup>1</sup>	-10		+10	mA	
OPEN-SENSE DETECT/CLAMP/ALARM					
Measurement Accuracy	-200		+200	mV	
Clamp Accuracy		600	900	mV	
Alarm Delay <sup>1</sup>		50		μs	
DUTGND					
Voltage Range <sup>1</sup>	-1		+1	V	
Pull-Up Current		+50	+70	μA	Pull-up for purpose of detecting open circuit on DUTGND, can be disabled
Leakage Current	-1		+1	μA	When pull-up disabled, DGS DAC = 0x3333 (1 V with V <sub>REF</sub> = 5 V); if DUTGND voltage is far away from one of comparator thresholds, more leakage may be present
Trip Point Accuracy	-30		+10	mV	
Alarm Delay <sup>1</sup>		50		μs	
GUARD AMPLIFIER					
Voltage Range <sup>1</sup>	AV <sub>SS</sub> + 2.25		AV <sub>DD</sub> - 2.25	V	
Voltage Span <sup>1</sup>			25	V	
Output Offset	-10		+10	mV	
Short-Circuit Current <sup>1</sup>	-20		+20	mA	
Load Capacitance <sup>1</sup>			100	nF	
Output Impedance		100		Ω	
Alarm Delay <sup>1</sup>		200		μs	If it moves 100 mV away from input level
DIE TEMPERATURE SENSOR					
Accuracy <sup>1</sup>	-10		+10	%	Relative to a temperature change
Output Voltage at 25°C		1.54		V	
Output Scale Factor <sup>1</sup>		4.7		mV/°C	
Output Voltage Range <sup>1</sup>	1		2	V	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SPI INTERFACE LOGIC					
Logic Inputs					
Input High Voltage, $V_{IH}$	1.7/2.0			V	(2.3 V to 2.7 V)/(2.7 V to 5.5 V) JEDEC-compliant input levels
Input Low Voltage, $V_{IL}$			0.7/0.8	V	(2.3 V to 2.7 V)/(2.7 V to 5.5 V) JEDEC-compliant input levels
Input Current, $I_{INH}, I_{INL}$	-1		+1	$\mu A$	
Input Capacitance, $C_{IN}^1$			10	pF	
CMOS Logic Outputs					SDO, CPOL, CPOH, GPO, CPO
Output High Voltage, $V_{OH}$	$DV_{CC} - 0.4$			V	
Output Low Voltage, $V_{OL}$			0.4	V	$I_{OL} = 500 \mu A$
Tristate Leakage Current	-1		+1	$\mu A$	SDO, CPOL, CPOH, CPO
Output Capacitance <sup>1</sup>	10	10	10	pF	SDO, CPOL, CPOH, CPO
Open-Drain Logic Outputs					<u>BUSY</u> , <u>TMPALM</u> , <u>CLALM</u> , <u>KELALM</u>
Output Low Voltage, $V_{OL}$			0.4	V	
Output Capacitance <sup>1</sup>			10	pF	$I_{OL} = 500 \mu A, C_L = 50 pF, R_{PULLUP} = 1 k\Omega$
POWER SUPPLIES					
$HCAV_{DD1X}$	4		28	V	$ HCAV_{DDx} - HCAV_{SSx}  < 33 V, HCAV_{SSx} \geq AV_{SS}, HCAV_{DDx} \leq AV_{DD}$
$HCAV_{SS1X}$	-25		-5	V	
$HCAV_{DD2X}$	4		28	V	$ HCAV_{DDx} - HCAV_{SSx}  < 33 V, HCAV_{SSx} \geq AV_{SS}, HCAV_{DDx} \leq AV_{DD}$
$HCAV_{SS2X}$	-25		-5	V	
$AV_{DD}$	8		28	V	$ AV_{DD} - AV_{SS}  < 33 V$
$AV_{SS}$	-25		-5	V	
$DV_{CC}$	2.3		5.5	V	
$AI_{DD}^4$			30	mA	All ranges
$AI_{SS}^4$	-30			mA	All ranges
$DI_{CC}$			3	mA	
$AI_{DD}^4$			27	mA	Channel inhibited/tristate, <u>HW_INH</u> or <u>SW_INH</u> low
$AI_{SS}^4$	-27			mA	Channel inhibited/tristate, <u>HW_INH</u> or <u>SW_INH</u> low
$HCAl_{DD1}$			20	mA	$HCAV_{DDx}$ and $HCAV_{SSx}$ supply currents shown are excluding load currents; however, for power budget calculations, the supply currents here are consumed by the load
$HCAl_{DD1}$			0.5	mA	When enabled, excluding load conditions
$HCAl_{SS1}$	-20			mA	When disabled
$HCAl_{SS1}$	-0.5			mA	When enabled, excluding load condition
$HCAl_{DD2}$			15	mA	When disabled
$HCAl_{DD2}$			0.25	mA	When enabled, excluding load conditions
$HCAl_{SS2}$	-15			mA	When disabled
$HCAl_{SS2}$	-0.25			mA	When enabled, excluding load conditions
POWER-DOWN CURRENTS					When disabled
$HCAl_{DD}$			250	$\mu A$	Supply currents on power-up or during a power-down condition
$HCAl_{SS}$	-250			$\mu A$	
$HCAl_{DD}$			250	$\mu A$	
$HCAl_{SS}$	-250			$\mu A$	
$AI_{DD}$			5	mA	
$AI_{SS}$	-5			mA	
$DI_{CC}$			3	mA	
Maximum Power Dissipation					
EXTFORCE1			10	W	
EXTFORCE2			5	W	
Power-Up Overshoot <sup>1</sup>			5	%	Of programmed value

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Power Supply Sensitivity <sup>1</sup>					DC to 1 kHz
ΔForced Voltage/ΔAV <sub>DD</sub>		–65		dB	–30 dB at 100 kHz
ΔForced Voltage/ΔAV <sub>SS</sub>		–65		dB	–25 dB at 100 kHz
ΔForced Voltage/ΔHCAV <sub>DDX</sub>		–90		dB	–60 dB at 100 kHz
ΔForced Voltage/ΔHCAV <sub>SSX</sub>		–90		dB	–62 dB at 100 kHz
ΔMeasured Current/ΔAV <sub>DD</sub>		–50		dB	–25 dB at 100 kHz
ΔMeasured Current/ΔAV <sub>SS</sub>		–43		dB	–20 dB at 100 kHz
ΔMeasured Current/ΔHCAV <sub>DDX</sub>		–90		dB	–60 dB at 100 kHz
ΔMeasured Current/ΔHCAV <sub>SSX</sub>		–90		dB	–60 dB at 100 kHz
ΔMeasured Voltage/ΔAV <sub>DD</sub>		–65		dB	–30 dB at 100 kHz
ΔMeasured Voltage/ΔAV <sub>SS</sub>		–65		dB	–25 dB at 100 kHz
ΔMeasured Voltage/ΔHCAV <sub>DDX</sub>		–90		dB	–60 dB at 100 kHz
ΔMeasured Voltage/ΔHCAV <sub>SSX</sub>		–90		dB	–65 dB at 100 kHz
ΔForced Voltage/ΔDV <sub>CC</sub>		–80		dB	–46 dB at 100 kHz
ΔMeasured Current/ΔDV <sub>CC</sub>		–80		dB	–36 dB at 100 kHz
ΔMeasured Voltage/ΔDV <sub>CC</sub>		–80		dB	–46 dB at 100 kHz

<sup>1</sup> Guaranteed by design and characterization, not subject to production test.

<sup>2</sup> Programmable clamps must be enabled if taking advantage of reduced headroom/footroom.

<sup>3</sup> Clamps disabled.

<sup>4</sup> Not including internal pull-up current between AVDD/AVSS and HCAVDDx/HCAVSSx pins.

**TIMING CHARACTERISTICS**

$HCAV_{DD}X \leq AV_{SS} + 33\text{ V}$ ,  $HCAV_{SS}X \geq AV_{SS}$ ,  $AV_{DD} \geq 8\text{ V}$ ,  $AV_{SS} \leq -5\text{ V}$ ,  $|AV_{DD} - AV_{SS}| \geq 16\text{ V}$  and  $\leq 33\text{ V}$ ,  $V_{REF} = 5\text{ V}$  ( $T_J = 25^\circ\text{C}$  to  $90^\circ\text{C}$ , maximum specifications, unless otherwise noted).

**Table 2. SPI Interface**

Parameter <sup>1, 2, 3</sup>	DV <sub>CC</sub> = 2.3 V to 2.7 V	DV <sub>CC</sub> = 2.7 V to 3.3 V	DV <sub>CC</sub> = 4.5 V to 5.5 V	Unit	Description
t <sub>UPDATE</sub>	600	600	600	ns max	Channel update cycle time
t <sub>1</sub>	25	20	20	ns min	SCLK cycle time; 60/40 duty cycle
t <sub>2</sub>	10	8	8	ns min	SCLK high time
t <sub>3</sub>	10	8	8	ns min	SCLK low time
t <sub>4</sub>	10	10	10	ns min	<u>SYNC</u> falling edge to SCLK falling edge setup time
t <sub>5</sub>	15	15	15	ns min	Minimum <u>SYNC</u> high time
t <sub>6</sub>	5	5	5	ns min	24 <sup>th</sup> SCLK falling edge to <u>SYNC</u> rising edge
t <sub>7</sub>	5	5	5	ns min	Data setup time
t <sub>8</sub>	4.5	4.5	4.5	ns min	Data hold time
t <sub>9</sub> <sup>4</sup>	40	35	30	ns max	<u>SYNC</u> rising edge to <u>BUSY</u> falling edge
t <sub>10</sub>	1.5	1.5	1.5	μs max	<u>BUSY</u> pulse width low for DAC x1 write
	280	280	280	ns max	<u>BUSY</u> pulse width low for other register write
t <sub>11</sub>	25	20	10	ns min	RESET pulse width low
t <sub>12</sub>	400	400	400	μs max	RESET time indicated by <u>BUSY</u> low
t <sub>13</sub>	250	250	250	ns min	Minimum <u>SYNC</u> high time in readback mode
t <sub>14</sub> <sup>5, 6</sup>	45	35	25	ns max	SCLK rising edge to SDO valid
t <sub>15</sub>	30	30	30	ns max	<u>SYNC</u> rising edge to SDO high-Z
<hr/>					
<b>LOAD TIMING</b>					
t <sub>16</sub>	20	20	20	ns min	<u>LOAD</u> pulse width low
t <sub>17</sub>	150	150	150	ns min	<u>BUSY</u> rising edge to force output response time
t <sub>18</sub>	0	0	0	ns min	<u>BUSY</u> rising edge to <u>LOAD</u> falling edge
t <sub>19</sub>	150	150	150	ns min	<u>LOAD</u> rising edge to FORCE output response time
	150	150	150	ns min	<u>LOAD</u> rising edge to current range response

<sup>1</sup> Guaranteed by design and characterization, not production tested.

<sup>2</sup> All input signals are specified with t<sub>r</sub> = t<sub>f</sub> = 2 ns (10% to 90% of DV<sub>CC</sub>) and timed from a voltage level of 1.2 V.

<sup>3</sup> See Figure 4 and Figure 5.

<sup>4</sup> This is measured with the load circuit shown in Figure 2.

<sup>5</sup> This is measured with the load circuit shown in Figure 3.

<sup>6</sup> Longer SCLK cycle time is required for correct operation of readback mode; consult timing diagrams and timing specifications.


**TIMING DIAGRAMS**

Figure 2. Load Circuit for Open Drain





Figure 3. Load Circuit for CMOS

07799-002




<sup>1</sup>LOAD ACTIVE DURING BUSY.

<sup>2</sup>LOAD ACTIVE AFTER BUSY.

<sup>3</sup>LOAD FUNCTION IS AVAILABLE VIA CLEN OR HW\_INH AS DETERMINED BY DPS REGISTER 2.

07779-004

Figure 4. SPI Write Timing



07779-005

Figure 5. SPI Read Timing

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
AV <sub>DD</sub> to AV <sub>SS</sub>	34 V
AV <sub>DD</sub> to AGND	-0.3 V to +34 V
AV <sub>SS</sub> to AGND	-34 V to +0.3 V
HCAV <sub>DDX</sub> to HCAV <sub>SSX</sub>	34 V
HCAV <sub>DDX</sub> to AGND	-0.3 V to +34 V
HCAV <sub>SSX</sub> to AGND	-34 V to +0.3 V
HCAV <sub>DDX</sub> to AV <sub>SS</sub>	-0.3 V to AV <sub>SS</sub> + 34 V
HCAV <sub>DDX</sub> to AV <sub>DD</sub>	-0.3 V to AV <sub>DD</sub> + 0.3 V
HCAV <sub>SSX</sub> to AV <sub>SS</sub>	+0.3 V to AV <sub>SS</sub> - 0.3 V
DV <sub>CC</sub> to DGND	-0.3 V to +7 V
AGND to DGND	-0.3 V to +0.3 V
REFGND to AGND	-0.3 V to +0.3 V
Digital Inputs to DGND	-0.3 V to DV <sub>CC</sub> + 0.3 V
Analog Inputs to AGND	AV <sub>SS</sub> - 0.3 V to AV <sub>DD</sub> + 0.3 V
EXTFORCE1 and EXTFORCE2 to AGND <sup>1</sup>	AV <sub>DD</sub> - 28 V
Storage Temperature	-65°C to +125°C
Operating Junction Temperature	25°C to 90°C
Reflow Profile	J-STD 20 (JEDEC)
Junction Temperature	150°C max
Power Dissipation	10 W max (EXTFORCE1 stage) 5 W max (EXTFORCE2 stage)
ESD	
HBM	1500 V
FICDM	500 V

<sup>1</sup> When an EXTFORCE1 or EXTFORCE2 stage is enabled and the supply differential |AV<sub>DD</sub> - AV<sub>SS</sub>| > 28 V, take care to ensure that these pins are not directly shorted to AV<sub>SS</sub> voltage at any time because this can cause damage to the device.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS


**NOTES**

1. NC = NO CONNECT.
2. EXPOSED PAD ON TOP OF PACKAGE. EXPOSED PAD IS INTERNALLY CONNECTED TO MOST NEGATIVE POINT, AV<sub>SS</sub>.

07779-006

Figure 6. TQFP\_EP Pin Configuration

Table 4. TQFP\_EP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	CLALM	Clamp Alarm Output. Open-drain output, active low; this pin can be programmed to be either latched or unlatched.
2	KELALM	Kelvin Alarm Pin for SENSE and DUTGND, Open-Drain Active Low. This pin can be programmed to be either latched or unlatched.
3	TMPALM	Temperature Alarm Flag. Open-drain output, active low; this pin can be programmed to be either latched or unlatched.
4	CPOH/CPO	Comparator High Output (CPOH) or Window Comparator Output (CPO).
5	CPOL	Comparator Low Output.
6	BUSY	Open-Drain Active Low Output. This pin indicates the status of the calibration engine for the DAC channels.
7	SDO	Serial Data Output. This pin is used for reading back DAC and DPS register information for diagnostic purposes.
8	DV <sub>cc</sub>	Digital Supply Voltage.
9	DGND	Digital Ground Reference Point.
10	SCLK	Clock Input, Active Falling Edge.
11	SDI	Serial Data Input.
12	SYNC	Frame Sync, Active Low.
13	RCLK	Ramp Clock Logic Input. If the ramp function is used, a clock signal of 833 kHz maximum should be applied to this input to drive the ramp circuitry. Tie RCLK low if it is unused.
14	RESET	Logic Input. This pin is used to reset all internal nodes on the device to their power-on reset value.
15	CLEN/LOAD	Clamp Enable. This input allows the user to enable or disable the clamp circuitry. This pin can be configured as a LOAD function to allow synchronization of multiple devices. Either CLEN or HW_INH can be chosen as LOAD input (see the system control register, Address 0x1).
16	HW_INH/LOAD	Hardware Inhibit Input to Disable Force Amplifier. This pin can be configured as a LOAD function to allow synchronization of multiple devices. Either CLEN or HW_INH can be chosen as a LOAD input (see the system control register, Address 0x1).
17	REF/GND	Accurate Ground Reference for Applied Voltage Reference.

Pin No.	Mnemonic	Description
18	VREF	Reference Input for DAC Channels, Input Range 2 V to 5 V.
19, 44	AGND	Analog Ground.
20, 30, 45	AV <sub>ss</sub>	Negative Analog Supply Voltage. These pins supply DACs and other high voltage circuitry, such as measure blocks.
21, 33, 46	AV <sub>DD</sub>	Positive Analog Supply Voltage. These pins supply DACs and other high voltage circuitry, such as measure blocks.
22	MEASOUT	Multiplexed DUT voltage sense, DUT current sense, Kelvin sense, or temperature output; refer to AGND.
23	C <sub>C3</sub>	Compensation Capacitor Input 3.
24	C <sub>C0</sub>	Compensation Capacitor Input 0.
25	C <sub>C1</sub>	Compensation Capacitor Input 1.
26	C <sub>C2</sub>	Compensation Capacitor Input 2.
27	SLAVE_IN	Slave Input When Ganging Multiple DPS Devices.
28	MASTER_OUT	Master Output When Ganging Multiple DPS Devices.
29	SYS_SENSE	External Sense Signal Output.
31	SYS_FORCE	External Force Signal Input.
32	FORCE	Output Force Pin for Internal Current Ranges.
34	NC	No Connect.
35	C <sub>F4</sub>	Feedforward Capacitor 4.
36	C <sub>F3</sub>	Feedforward Capacitor 3.
37	C <sub>F2</sub>	Feedforward Capacitor 2.
38	C <sub>F1</sub>	Feedforward Capacitor 1.
39	C <sub>F0</sub>	Feedforward Capacitor 0.
40	DUTGND	Device Under Test Ground.
41	SENSE	Input Sense Line.
42	EXTMEASIL	Low Side Measure Current Line for External High Current Ranges.
43	GUARD/SYS_DUTGND	Guard Amplifier Output Pin or System Device Under Test Ground Pin. See the DPS Register 2 in Table 19 for addressing details.
47	EXTMEASIH1	Input High Measure Line for External High Current Range 1.
48	EXTMEASIH2	Input High Measure Line for External High Current Range 2.
49, 55, 61	HCAV <sub>DD1A</sub> , HCAV <sub>DD1B</sub> , HCAV <sub>DD1C</sub>	High Current Positive Analog Supply Voltage, for EXTFORCE1 Range.
50, 56, 62	EXTFORCE1A, EXTFORCE1B, EXTFORCE1C	Output Force. This pin is used for high Current Range 1, up to a maximum of ±1.2 A.
51, 57, 63	HCAV <sub>ss1A</sub> , HCAV <sub>ss1B</sub> , HCAV <sub>ss1C</sub>	High Current Negative Analog Supply Voltage, for EXTFORCE1 Range.
52, 58	HCAV <sub>ss2A</sub> , HCAV <sub>ss2B</sub>	High Current Negative Analog Supply Voltage, for EXTFORCE2 Range.
53, 59	EXTFORCE2A, EXTFORCE2B	Output Force. This pin is used for high Current Range 2, up to a maximum of ±500 mA.
54, 60	HCAV <sub>DD2A</sub> , HCAV <sub>DD2B</sub>	High Current Positive Analog Supply Voltage, for EXTFORCE2 Range.
64	GPO	Extra Logic Output Bit. Ideal for external functions such as switching out a decoupling capacitor at DUT.
65	EP	The exposed pad is internally connected to AV <sub>ss</sub> .

	9	8	7	6	5	4	3	2	1
A	EXTFORCE1A	EXTFORCE1A	EXTFORCE2A	EXTFORCE1B	EXTFORCE1B	EXTFORCE2B	EXTFORCE1C	EXTFORCE1C	GPO
B	HCAV <sub>DD</sub> 1A	HCAV <sub>SS</sub> 1A	HCAV <sub>DD</sub> 2A	HCAV <sub>DD</sub> 1B	HCAV <sub>SS</sub> 1B	HCAV <sub>DD</sub> 2B	HCAV <sub>DD</sub> 1C	HCAV <sub>SS</sub> 1C	<u>CLALM</u>
C	HCAV <sub>DD</sub> 1A	HCAV <sub>SS</sub> 1A	HCAV <sub>SS</sub> 2A	HCAV <sub>DD</sub> 1B	HCAV <sub>SS</sub> 1B	HCAV <sub>SS</sub> 2B	HCAV <sub>DD</sub> 1C	HCAV <sub>SS</sub> 1C	<u>KELALM</u>
D	AV <sub>DD</sub>	EXTMEASIH1	EXTMEASIH2	<b>3 × 3 ARRAY IS VOID OF BALLS</b>				CPOL	CPOH/CPO
E	AV <sub>SS</sub>	AGND	GUARD/SYS_DUTGND					DV <sub>CC</sub>	SDO
F	DUTGND	EXTMEASIL	SENSE					SDI	SCLK
G	C <sub>F0</sub>	C <sub>F2</sub>	SYS_FORCE	SYS_SENSE	C <sub>C0</sub>	AV <sub>SS</sub>	<u>RESET</u>	RCLK	<u>SYNC</u>
H	C <sub>F1</sub>	C <sub>F3</sub>	SLAVE_IN	MASTER_OUT	C <sub>C1</sub>	MEASOUT	AV <sub>DD</sub>	VREF	<u>CLEN/LOAD</u>
J	C <sub>F4</sub>	AV <sub>DD</sub>	FORCE	C <sub>C2</sub>	C <sub>C3</sub>	AV <sub>SS</sub>	AGND	REFGND	<u>HW_INH/LOAD</u>

07779-62

Figure 7. Flip-Chip BGA Pin Configuration, Bottom Side (BGA Balls Are Visible)

Table 5. Flip-Chip BGA Pin Function Descriptions

Pin No.	Mnemonic	Description
A1	GPO	Extra Logic Output Bit. Ideal for external functions such as switching out a decoupling capacitor at DUT.
A2, A3	EXTFORCE1C	Output Force. These pins are used for high Current Range 1, up to a maximum of $\pm 1.2\text{ A}$ .
A4	EXTFORCE2B	Output Force. This pin is used for high Current Range 2, up to a maximum of $\pm 500\text{ mA}$ .
A5, A6	EXTFORCE1B	Output Force. These pins are used for high Current Range 1, up to a maximum of $\pm 1.2\text{ A}$ .
A7	EXTFORCE2A	Output Force. This pin is used for high Current Range 2, up to a maximum of $\pm 500\text{ mA}$ .
A8, A9	EXTFORCE1A	Output Force. These pins are used for high Current Range 1, up to a maximum of $\pm 1.2\text{ A}$ .
B1	<u>CLALM</u>	Clamp Alarm Output. Open-drain output, active low; this pin can be programmed to be either latched or unlatched.
B2, C2	HCAV <sub>SS</sub> 1C	High Current Negative Analog Supply Voltage for EXTFORCE1 Range.
B3, C3	HCAV <sub>DD</sub> 1C	High Current Positive Analog Supply Voltage for EXTFORCE1 Range.
B4	HCAV <sub>DD</sub> 2B	High Current Positive Analog Supply Voltage for EXTFORCE2 Range.
B5, C5	HCAV <sub>SS</sub> 1B	High Current Negative Analog Supply Voltage for EXTFORCE1 Range.
B6, C6	HCAV <sub>DD</sub> 1B	High Current Positive Analog Supply Voltage for EXTFORCE1 Range.
B7	HCAV <sub>DD</sub> 2A	High Current Positive Analog Supply Voltage for EXTFORCE2 Range.
B8, C8	HCAV <sub>SS</sub> 1A	High Current Negative Analog Supply Voltage for EXTFORCE1 Range.
B9, C9	HCAV <sub>DD</sub> 1A	High Current Positive Analog Supply Voltage for EXTFORCE1 Range.
C1	KELALM	Kelvin Alarm Pin for SENSE and DUTGND, Open-Drain Active Low. This pin can be programmed to be either latched or unlatched.
C4	HCAV <sub>SS</sub> 2B	High Current Negative Analog Supply Voltage for EXTFORCE2 Range.
C7	HCAV <sub>SS</sub> 2A	High Current Negative Analog Supply Voltage for EXTFORCE2 Range.

Pin No.	Mnemonic	Description
D1	TMPALM	Temperature Alarm Flag. Open-drain output, active low; this pin can be programmed to be either latched or unlatched.
D2	CPOH/CPO	Comparator High Output (CPOH) or Window Comparator Output (CPO).
D3	CPOL	Comparator Low Output.
D7	EXTMEASIH2	Input High Measure Line for External High Current Range 2.
D8	EXTMEASIH1	Input High Measure Line for External High Current Range 1.
D9,H3, J8	AV <sub>DD</sub>	Positive Analog Supply Voltage. These pins supply DACs and other high voltage circuitry, such as measure blocks.
E1	<u>BUSY</u>	Open-Drain Active Low Output. This pin indicates the status of the calibration engine for the DAC channels.
E2	SDO	Serial Data Output. This pin is used for reading back DAC and DPS register information for diagnostic purposes.
E3	DV <sub>CC</sub>	Digital Supply Voltage.
E7	GUARD/SYS_DUTGND	Guard Amplifier Output Pin or System Device Under Test Ground Pin. See the DPS Register 2 in Table 19 for addressing details.
E8	AGND	Analog Ground.
E9, G4, J4	AV <sub>SS</sub>	Negative Analog Supply Voltage. These pins supply DACs and other high voltage circuitry, such as measure blocks.
F1	DGND	Digital Ground Reference Point.
F2	SCLK	Clock Input, Active Falling Edge.
F3	SDI	Serial Data Input.
F7	SENSE	Input Sense Line.
F8	EXTMEASIL	Low Side Measure Current Line for External High Current Ranges.
F9	DUTGND	Device Under Test Ground.
G1	<u>SYNC</u>	Frame Sync, Active Low.
G2	RCLK	Ramp Clock Logic Input. If the ramp function is used, a clock signal of 833 kHz maximum should be applied to this input to drive the ramp circuitry. Tie RCLK low if it is unused.
G3	<u>RESET</u>	Logic Input. This pin is used to reset all internal nodes on the device to their power-on reset value.
G5	C <sub>C0</sub>	Compensation Capacitor Input 0.
G6	SYS_SENSE	External Sense Signal Output.
G7	SYS_FORCE	External Force Signal Input.
G8	C <sub>F2</sub>	Feedforward Capacitor 2.
G9	C <sub>F0</sub>	Feedforward Capacitor 0.
H1	<u>CLEN/LOAD</u>	Clamp Enable. This input allows the user to enable or disable the clamp circuitry. This pin can be configured as a LOAD function to allow synchronization of multiple devices. Either CLEN or HW_INH can be chosen as LOAD input (see the system control register, Address 0x1).
H2	VREF	Reference Input for DAC Channels, Input Range is 2 V to 5 V.
H4	MEASOUT	Multiplexed DUT voltage sense, DUT current sense, Kelvin sense, or temperature output; refer to AGND.
H5	C <sub>C1</sub>	Compensation Capacitor Input 1.
H6	MASTER_OUT	Master Output When Ganging Multiple DPS Devices.
H7	SLAVE_IN	Slave Input When Ganging Multiple DPS Devices.
H8	C <sub>F3</sub>	Feedforward Capacitor 3.
H9	C <sub>F1</sub>	Feedforward Capacitor 1.
J1	<u>HW_INH/LOAD</u>	Hardware Inhibit Input to Disable Force Amplifier. This pin can be configured as a LOAD function to allow synchronization of multiple devices. Either CLEN or HW_INH can be chosen as a LOAD input (see the system control register, Address 0x1).
J2	REFGND	Accurate Ground Reference for Applied Voltage Reference.
J3	AGND	Analog Ground.
J5	C <sub>C3</sub>	Compensation Capacitor Input 3.
J6	C <sub>C2</sub>	Compensation Capacitor Input 2.
J7	FORCE	Output Force Pin for Internal Current Ranges.
J9	C <sub>F4</sub>	Feedforward Capacitor 4.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Force Voltage Linearity vs. Code,  $V_{REF} = 5\text{ V}$ , No Load




Figure 9. Measure Voltage Linearity vs. Code (MEASOUT Gain = 1, MEASOUT Gain = 0.2, Nominal Supplies)




Figure 10. Measure Voltage Linearity vs. Code (MEASOUT Gain = 1, MEASOUT Gain = 0.2, Positive Skew Supply)




Figure 11. Measure Voltage Linearity vs. Code (MEASOUT Gain 1, MEASOUT Gain = 0.2, Negative Skew Supply)




Figure 12. Measure Current Linearity vs. Code (MEASOUT Gain = 1, MI Gain = 20),  $T_j = 25^\circ\text{C}$




Figure 13. Measure Current Linearity vs. Code (MEASOUT Gain = 1, MI Gain = 10)




Figure 14. Measure Current Linearity vs. Code (MEASOUT Gain = 0.2, MI Gain = 20)




Figure 17. Measure Current Linearity vs.  $I_{\text{RANGE}}$  (MEASOUT Gain = 0.2, MI Gain = 20)




Figure 15. Measure Current Linearity vs. Code (MEASOUT Gain = 0.2, MI Gain = 10)




Figure 18. Leakage Current vs. Stress Voltage (Force and Combined Leakage)




Figure 16. Measure Current Linearity vs.  $I_{\text{RANGE}}$  (MEASOUT Gain = 1, MI Gain = 20)
















Figure 19. Leakage Current vs. Temperature (Force and Combined Leakage),  $V_{\text{STRESS}} = 9 \text{ V}$








Figure 32. Range Change 25 mA to EXTFORCE2, Safe Mode,  
25 mA  $I_{LOAD}$ , 10  $\mu$ F Load




Figure 33. Range Change EXTFORCE2 to 25 mA, Safe Mode,  
25 mA  $I_{LOAD}$ , 10  $\mu$ F Load




Figure 34. Kick/Droop Response vs.  $I_{RANGE}$ , Compensation, and  $C_{LOAD}$ ,  
10% to 90% to 10%  $I_{LOAD}$  Change




Figure 35. Autocompensation Mode 90% to 10%  $I_{LOAD}$  Change,  
EXTFORCE2 Range, 10  $\mu$ F Load




Figure 36. Autocompensation Mode 10% to 90%  $I_{LOAD}$  Change,  
EXTFORCE2 Range, 10  $\mu$ F Load




Figure 37. Safe Mode 80% to 10%, EXTFORCE2 Range, 10  $\mu$ F Load