

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









8-Channel, 12-Bit, Configurable ADC/DAC with On-Chip Reference, SPI Interface

Data Sheet AD5592R

FEATURES

8-channel, configurable ADC/DAC/GPIO Configurable as any combination of

8 × 12-bit DAC channels

8 × 12-bit ADC channels

8 × general-purpose digital input/output pins

Integrated temperature sensor

SPI interface

Available in

16-ball, 2 mm × 2 mm WLCSP

16-lead, 3 mm × 3 mm LFCSP

16-lead TSSOP

APPLICATIONS

Control and monitoring

General-purpose analog and digital inputs/outputs

GENERAL DESCRIPTION

The AD5592R/AD5592R-1 have eight I/Ox pins (I/O0 to I/O7) that can be independently configured as digital-to-analog converter (DAC) outputs, analog-to-digital converter (ADC) inputs, digital outputs, or digital inputs. When an I/Ox pin is configured as an analog output, it is driven by a 12-bit DAC. The output range of the DAC is 0 V to V_{REF} or 0 V to $2 \times V_{REF}$.

When an I/Ox pin is configured as an analog input, it is connected to a 12-bit ADC via an analog multiplexer. The input range of the ADC is 0 V to V_{REF} or 0 V to $2 \times V_{REF}$. The ADC has a total throughput rate of 400 kSPS. The I/Ox pins can also be configured as digital, general-purpose input or output (GPIO) pins. The state of the GPIO pins can be set or read back by accessing the GPIO write data register or the GPIO read configuration register, respectively, via a serial peripheral interface (SPI) write or read operation.

The AD5592R/AD5592R-1 have an integrated 2.5 V, 25 ppm/°C reference, which is turned off by default, and an integrated temperature indicator, which gives an indication of the die temperature. The temperature value is read back as part of an ADC read sequence.

The AD5592R/AD5592R-1 are available in 16-ball, 2 mm \times 2 mm WLCSP, 16-lead, 3 mm \times 3 mm LFCSP, and 16-lead TSSOP. The AD5592R/AD5592R-1 operate over a temperature range of -40° C to $+105^{\circ}$ C.

Table 1. Related Products

Part No.	Description
AD5593R	AD5592R equivalent with VLOGIC and RESET pins and
	an I ² C interface

FUNCTIONAL BLOCK DIAGRAM




Figure 1. AD5592R Functional Block Diagram

AD5592R* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

EVALUATION KITS

· AD5592R Evaluation Board

DOCUMENTATION

Data Sheet

 AD5592R: 8-Channel, 12-Bit, Configurable ADC/DAC with On-Chip Reference, SPI Interface Data Sheet

User Guides

- UG-753: Evaluating the 8-Channel, 12-Bit, Configurable ADC/DAC/GPIO AD5592R with On-Chip Reference and SPI Interface
- UG-754: Evaluating the AD5592R-1 8-Channel, 12-Bit, Configurable ADC/DAC/GPIO

TOOLS AND SIMULATIONS 🖳

AD5592R-1 Ibis Model

REFERENCE DESIGNS 🖵

CN0229

DESIGN RESOURCES 🖵

- · AD5592r Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD5592r EngineerZone Discussions.

SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

Data Sheet

AD5592R

TABLE OF CONTENTS

Features	Serial Interface	20
Applications1	Power-Up Time	20
General Description	Write Mode	20
Functional Block Diagram 1	Read Mode	20
Revision History	Configuring the AD5592R/AD5592R-1	2
Functional Block Diagram (AD5592R-1)3	General-Purpose Control Register	
Specifications	DAC Write Operation	
Timing Characteristics	DAC Readback	
Absolute Maximum Ratings9	ADC Operation	
Thermal Resistance	GPIO Operation	
ESD Caution	Three-State Pins	
Pin Configurations and Function Descriptions	85 kΩ Pull-Down Resistor Pins	
Typical Performance Characteristics	Power-Down Mode	
Terminology	Reset Function	
ADC Terminology	Readback and LDAC Mode Register	
DAC Terminology		
	Applications Information	
Theory of Operation	Microprocessor Interfacing	
DAC Section23	AD5592R/AD5592R-1 to SPI Interface	40
ADC Section24	AD5592R/AD5592R-1 to SPORT Interface	40
GPIO Section	Layout Guidelines	40
Internal Reference25	Outline Dimensions	4
RESET Function25	Ordering Guide	4
Temperature Indicator		
REVISION HISTORY		
2/2017—Rev. B to Rev. C	10/2014—Rev. 0 to Rev. A	
Changes to Figure 9 Caption and Table 11 Title 14	Added 16-Lead TSSOP	Universa
Change to D15 Bit Description, Table 22	Changes to Gain Error; Table 2	
	Changes to Table 6	
2/2016—Rev. A to Rev. B	Added Figure 6 and Table 8	
Changes to Table 2 and Table 3	Added Figure 8 and Table 10	
Added Figure 7 and Table 9; Renumbered Sequentially 12	Changes to Table 12	
Changes to ADC Section 24	Added Figure 48; Outline Dimensions	
Added Calculating ADC Input Current Section, Table 12, and	Changes to Ordering Guide	4
Figure 39	9/2014 Devicion O. In:44:-1 Version	
Changes to Table 18	8/2014—Revision 0: Initial Version	
Changes to Table 18		
Changes to Table 30 and Table 41		
Changes to Table 39 and Table 41		
Changes to Ordering Guide42		

FUNCTIONAL BLOCK DIAGRAM (AD5592R-1)




Figure 2. AD5592R-1 Functional Block Diagram

SPECIFICATIONS

 $V_{DD} = 2.7~V$ to 5.5 V, $V_{REF} = 2.5~V$ (external), $R_L = 2~k\Omega$ to GND, $C_L = 200~pF$ to GND, $T_A = T_{MIN}$ to T_{MAX} , temperature range = -40° C to $+105^{\circ}$ C, unless otherwise noted.

Table 2.

Parameter	Min	Тур	Max	Unit ¹	Test Conditions/Comments
ADC PERFORMANCE					f _{IN} = 10 kHz sine wave
Resolution		12		Bits	
Input Range	0		V_{REF}	V	When using the internal ADC buffer, there is a dead band of 0 V to 5 mV
	0		$2\times V_{\text{REF}}$	V	
Integral Nonlinearity (INL)	-2		+2	LSB	
Differential Nonlinearity (DNL)	-1		+1	LSB	
Offset Error			±5	mV	
Gain Error			0.3	% FSR	
Throughput Rate ²			400	kSPS	
Track Time (t _{TRACK}) ²	500			ns	
Conversion Time (tconv) ²			2	μs	
Signal-to-Noise Ratio (SNR)		69		dB	$V_{DD} = 2.7 \text{ V, input range} = 0 \text{ V to } V_{REF}$
		67		dB	$V_{DD} = 5.5 \text{ V, input range} = 0 \text{ V to } V_{REF}$
		61		dB	$V_{DD} = 5.5 \text{ V}$, input range = 0 V to $2 \times V_{REF}$
Signal-to-Noise-and-Distortion (SINAD) Ratio		69		dB	$V_{DD} = 2.7 \text{ V}$, input range = 0 V to V_{REF}
		67		dB	$V_{DD} = 3.3 \text{ V}$, input range = 0 V to V_{REF}
		60		dB	$V_{DD} = 5.5 \text{ V}$, input range = 0 V to 2 \times V _{REF}
Total Harmonic Distortion (THD)		-91		dB	$V_{DD} = 2.7 \text{ V, input range} = 0 \text{ V to } V_{REF}$
		-89		dB	$V_{DD} = 3.3 \text{ V}$, input range = 0 V to V_{REF}
		-72		dB	$V_{DD} = 5.5 \text{ V}$, input range = 0 V to $2 \times V_{REF}$
Peak Harmonic or Spurious Noise (SFDR)		91		dB	$V_{DD} = 2.7 \text{ V, input range} = 0 \text{ V to } V_{REF}$
		91		dB	$V_{DD} = 3.3 \text{ V, input range} = 0 \text{ V to } V_{REF}$
		72		dB	$V_{DD} = 5.5 \text{ V}$, input range = 0 V to $2 \times V_{REF}$
Aperture Delay ²		15		ns	$V_{DD} = 3 V$
		12		ns	$V_{DD} = 5 V$
Aperture Jitter ²		50		ps	
Channel-to-Channel Isolation		-95		dB	$f_{IN} = 5 \text{ kHz}$
Input Capacitance		45		pF	
Full Power Bandwidth		8.2		MHz	At 3 dB
		1.6		MHz	At 0.1 dB
DAC PERFORMANCE ³					
Resolution		12		Bits	
Output Range	0		V_{REF}	V	
	0		$2\times V_{\text{REF}}$	V	
Integral Nonlinearity (INL)	-1		+1	LSB	
Differential Nonlinearity (DNL)	-1		+1	LSB	
Offset Error	-3		+3	mV	
Offset Error Drift ²		8		μV/°C	
Gain Error			±0.2	% FSR	Output range = 0 V to V_{REF}
			±0.1	% FSR	Output range = $0 \text{ V to } 2 \times V_{REF}$
Zero Code Error		0.65	2	mV	
Total Unadjusted Error		±0.03	±0.25	% FSR	Output range = 0 V to V_{REF}
		±0.015	±0.1		Output range = 0 V to $2 \times V_{REF}$
Capacitive Load Stability ²			2	nF	R _{LOAD} = ∞
			10	nF	$R_{LOAD} = 1 \text{ k}\Omega$
Resistive Load	1			kΩ	
Short-Circuit Current		25		mA	

Rev. C | Page 4 of 42

Parameter	Min	Тур	Max	Unit ¹	Test Conditions/Comments
DC Crosstalk ²	-4		+4	μV	Due to single channel, full-scale output change
DC Output Impedance		0.2		Ω	
DC Power Supply Rejection Ratio (PSRR) ²		0.15		mV/V	DAC code = midscale, V_{DD} = 3 V \pm 10% or 5 V \pm 10%
Load Impedance at Rails ⁴		25		Ω	
Load Regulation		200		μV/mA	$V_{DD} = 5 \text{ V} \pm 10\%$, DAC code = midscale, -10 mA \leq lout \leq +10 mA
		200		μV/mA	$V_{DD} = 3 V \pm 10\%$, DAC code = midscale, -10 mA \leq lout \leq +10 mA
Power-Up Time		7		μs	Coming out of power-down mode, $V_{DD} = 5 \text{ V}$
AC SPECIFICATIONS					
Slew Rate		1.25		V/µs	Measured from 10% to 90% of full scale
Settling Time		6		μs	1/4 scale to 3/4 scale settling to 1 LSB
DAC Glitch Impulse		2		nV-sec	
DAC to DAC Crosstalk		1		nV-sec	
Digital Crosstalk		0.1		nV-sec	
Analog Crosstalk		1		nV-sec	
Digital Feedthrough		0.1		nV-sec	
Multiplying Bandwidth		240		kHz	DAC code = full scale, output range = 0 V to V_{REF}
Output Voltage Noise Spectral Density		200		nV/√Hz	DAC code = midscale, output range = 0 V to $2 \times V_{REF}$, measured at 10 kHz
Signal-to-Noise Ratio (SNR)		81		dB	,
Peak Harmonic or Spurious Noise (SFDR)		77		dB	
Signal-to-Noise-and-Distortion (SINAD) Ratio		74		dB	
Total Harmonic Distortion (THD)		-76		dB	
REFERENCE INPUT					
V _{REF} Input Voltage	1		V_{DD}	V	
DC Leakage Current	-1		+1	μΑ	No I/Ox pins configured as DACs
Reference Input Impedance		12		kΩ	DAC output range = 0 V to $2 \times V_{REF}$
		24		kΩ	DAC output range = 0 V to V _{REF}
REFERENCE OUTPUT					
V _{REF} Output Voltage	2.495	2.5	2.505	V	At ambient
V _{REF} Temperature Coefficient		20		ppm/°C	
Capacitive Load Stability		5		μF	$R_L = 2 k\Omega$
Output Impedance ²		0.15		Ω	$V_{DD} = 2.7 \text{ V}$
		0.7		Ω	$V_{DD} = 5 \text{ V}$
Output Voltage Noise		10		μV p-p	0.1 Hz to 10 Hz
Output Voltage Noise Density		240		nV/√Hz	At ambient, $f = 10 \text{ kHz}$, $C_L = 10 \text{ nF}$
Line Regulation		20		μV/V	At ambient, sweeping V_{DD} from 2.7 V to 5.5 V
		10		μV/V	At ambient, sweeping V _{DD} from 2.7 V to 3.3 V
Load Regulation					
Sourcing		210		μV/mA	At ambient, −5 mA ≤ load current ≤ +5 mA
Sinking		120		μV/mA	At ambient, −5 mA ≤ load current ≤ +5 mA
Output Current Load Capability		±5		mA	$V_{DD} \ge 3 V$
GPIO OUTPUT					
I _{SOURCE} , I _{SINK}		1.6		mA	
Output Voltage					
High (V _{OH})	V _{DD} - 0.2			V	I _{SOURCE} = 1 mA
Low (V _{OL})			0.4	V	I _{SOURCE} = 1 mA

Parameter	Min	Тур	Max	Unit ¹	Test Conditions/Comments
GPIO INPUT					
Input Voltage					
High (V _{IH})	$0.7 \times V_{DD}$			٧	
Low (V _{IL})			$0.3 \times V_{DD}$	٧	
Input Capacitance		20		pF	
Hysteresis		0.2		٧	
Input Current		±1		μΑ	
LOGIC INPUTS					
AD5592R Input Voltage					
High (V _{INH})	$0.7 \times V_{DD}$			V	
Low (V _{INL})			$0.3 \times V_{DD}$	V	
AD5592R-1 Input Voltage					
High (V _{INH})	$0.7 \times V_{LOGIC}$			V	
Low (V _{INL})			$0.3 \times V_{LOGIC}$	٧	
Input Current (I _{IN})	-1		+1	μΑ	Typically 10 nA, $\overline{RESET} = 1 \mu A$ typical
Input Capacitance (C _{IN})			10	pF	
LOGIC OUTPUT (SDO)				i i	
Output High Voltage (V _{OH})					
AD5592R	V _{DD} - 0.2			V	$I_{SOURCE} = 200 \mu\text{A}, V_{DD} = 2.7 \text{V} \text{ to } 5.5 \text{V}$
AD5592R-1	V _{LOGIC} - 0.2			V	Isource = 200 μ A, V_{DD} = 2.7 V to 5.5 V
Output Low Voltage (V _{OL})	1250.0		0.4	V	$I_{\text{SINK}} = 200 \mu\text{A}$
Floating-State Output Capacitance		10		pF	3
TEMPERATURE SENSOR ²					
Resolution		12		Bits	
Operating Range	-40		+105	°C	
Accuracy		±3		°C	5 sample averaging
Track Time			5	μs	ADC buffer enabled
			20	μs	ADC buffer disabled
POWER REQUIREMENTS					
V_{DD}	2.7		5.5	V	
I _{DD}			2.7	mA	Digital inputs = 0 V or V_{DD} , I/O0 to I/O7
					configured as DACs and ADCs, internal
					reference on, ADC buffer on, DAC code = 0xFFF,
					range is 0 V to $2 \times V_{REF}$ for DACs and ADCs
Power-Down Mode			3.5	μΑ	
$V_{DD} = 5 V$ (Normal Mode)		1.6		mA	I/O0 to I/O7 are DACs, internal reference,
		1		Л	gain = 2
		1		mA	I/O0 to I/O7 are DACs, external reference, gain = 2
		2.4		mA	I/O0 to I/O7 are DACs and sampled by the
		2.1		''''	ADC, internal reference, gain = 2
		1.1		mA	I/O0 to I/O7 are DACs and sampled by the
					ADC, external reference, gain = 2
		1		mA	I/O0 to I/O7 are ADCs, internal reference, gain = 2
		0.75		mA	I/O0 to I/O7 are ADCs, external reference, gain = 2
		0.5		mA	I/O0 to I/O7 are general-purpose outputs
		0.5		mA	I/O0 to I/O7 are general-purpose inputs
		0.5		mA	I/O0 to I/O3 are general-purpose outputs,
					I/O4 to I/O7 are general-purpose inputs

Parameter	Min	Тур	Max	Unit1	Test Conditions/Comments
V _{DD} = 3 V (Normal Mode)		1.1		mA	I/O0 to I/O7 are DACs, internal reference, gain = 1
		1		mA	I/O0 to I/O7 are DACs, external reference, gain = 1
		1.1		mA	I/O0 to I/O7 are DACs and sampled by the ADC, internal reference, gain = 1
		0.78		mA	I/O0 to I/O7 are DACs and sampled by the ADC, external reference, gain = 1
		0.75		mA	I/O0 to I/O7 are ADCs, internal reference, gain = 1
		0.5		mA	I/O0 to I/O7 are ADCs, external reference, gain = 1
		0.45		mA	I/O0 to I/O7 are general-purpose outputs
		0.45		mA	I/O0 to I/O7 are general-purpose inputs
V_{LOGIC}	1.8		V_{DD}	V	AD5592R-1 only
I _{LOGIC}			3	μΑ	AD5592R-1 only

¹ All specifications expressed in decibels are referred to full-scale input (FSR) and tested with an input signal at 0.5 dB below full scale, unless otherwise noted.

TIMING CHARACTERISTICS

Guaranteed by design and characterization, not production tested; all input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of $V_{\rm DD}$) and timed from a voltage level of $(V_{\rm IL} + V_{\rm IH})/2$; $T_A = T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 3. AD5592R Timing Characteristics

Parameter	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3 \text{ V}$	$3~V \le V_{DD} \le 5.5~V$	Unit	Test Conditions/Comments
t ₁	33	20	ns min	SCLK cycle time, write operation
	50	50	ns min	SCLK cycle time, read operation
t_2	16	10	ns min	SCLK high time
t ₃	16	10	ns min	SCLK low time
t 4	15	10	ns min	SYNC falling edge to SCLK falling edge setup time
	2	2	μs max	SYNC falling edge to SCLK falling edge setup time ¹
t ₅	7	7	ns min	Data setup time
t ₆	5	5	ns min	Data hold time
t ₇	15	10	ns min	SCLK falling edge to SYNC rising edge
t ₈	30	30	ns min	Minimum SYNC high time for register write operations
	60	60	ns min	Minimum SYNC high time for register read operations
t ₉	0	0	ns min	SYNC rising edge to next SCLK falling edge
t ₁₀	25	25	ns max	SCLK rising edge to SDO valid
t ₁₁	250	250	ns min	RESET low pulse width (not shown in Figure 4)

¹ When reading an ADC conversion.

² Guaranteed by design and characterization; not production tested.

³ DC specifications tested with the outputs unloaded, unless otherwise noted. Linearity calculated using a code range of 8 to 4095. There is an upper dead band of 10 mV when $V_{REF} = V_{DD}$.

⁴ When drawing a load current at either rail, the output voltage headroom with respect to that rail is limited by the 25 Ω typical channel resistance of the output devices. For example, when sinking 1 mA, the minimum output voltage = $25 \Omega \times 1 \text{ mA} = 25 \text{ mV}$ (see Figure 33).

Table 4. AD5592R-1 Timing Characteristics

Parameter	1.8 V ≤ V _{LOGIC} < 3 V	$3 \text{ V} \leq \text{V}_{\text{LOGIC}} \leq 5.5 \text{ V}$	Unit	Test Conditions/Comments
t ₁	33	20	ns min	SCLK cycle time, write operation
	50	50	ns min	SCLK cycle time, read operation
t_2	16	10	ns min	SCLK high time
t_3	16	10	ns min	SCLK low time
t ₄	15	10	ns min	SYNC to SCLK falling edge setup time
	2	2	μs max	SYNC to SCLK falling edge setup time
t ₅	7	7	ns min	Data setup time
t ₆	5	5	ns min	Data hold time
t ₇	15	10	ns min	SCLK falling edge to SYNC rising edge
t ₈	30	30	ns min	Minimum SYNC high time for write operations
	60	60	ns min	Minimum SYNC high time for register read operations
t ₉	0	0	ns min	SYNC rising edge to next SCLK falling edge
t ₁₀	40	25	ns max	SCLK rising edge to SDO valid




Figure 3. Load Circuit for Logic Output (SDO) Timing Specifications




Figure 4. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 T_A = 25°C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

Table 5.

Parameter	Rating
V _{DD} to GND	-0.3 V to + 7 V
V _{LOGIC} to GND	-0.3 V to + 7 V
Analog Input Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
AD5592R	
Digital Input Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Digital Output Voltage to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
AD5592R-1	
Digital Input Voltage to GND	-0.3 V to $V_{LOGIC} + 0.3 \text{ V}$
Digital Output Voltage to GND	$-0.3 \text{ V to V}_{LOGIC} + 0.3 \text{ V}$
V_{REF} to GND	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Operating Temperature Range	−40°C to +105°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature (T _J max)	150°C
Lead Temperature	JEDEC industry standard
Soldering	J-STD-020

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6. Thermal Resistance

Package Type	θ _{JA}	Unit
16-Ball WLCSP	60	°C/W
16-Lead LFCSP	137	°C/W
16-Lead TSSOP	112	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. AD5592R 16-Ball WLCSP Pin Configuration

Table 7. AD5592R 16-Ball WLCSP Pin Function Descriptions

Pin No.	Mnemonic	Description
A1	SDI	Data In. Logic input. Data that is to be written to the DACs and control registers is provided on this input and is clocked into the register on the falling edge of SCLK.
A2	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz when writing to the DACs. SCLK has a maximum speed of 20 MHz when performing a conversion or clocking data from the AD5592R.
A3	RESET	Asynchronous Reset Pin. Tie this pin high for normal operation. When this pin is brought low, the AD5592R is reset to its default configuration.
A4	SYNC	Synchronization. Active low control input. SYNC is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 16 clocks.
B1	GND	Ground Reference Point for All Circuitry on the AD5592R.
B2	1/07	Input/Output 7. This pin can be configured as a DAC, ADC, or general-purpose digital input or output. The function of this pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16). I/O7 can also be configured as a BUSY signal to indicate when an ADC conversion is taking place (see Table 30 and Table 31).
B3, C4, C3, C2, D1, D4, C1	I/O0 to I/O6	Input/Output 0 Through Input/Output 6. These pins can be independently configured as DACs, ADCs, or general-purpose digital inputs or outputs. The function of each pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16).
B4	V_{DD}	Power Supply Input. The AD5592R operates from 2.7 V to 5.5 V, and this pin must be decoupled with a 0.1 μF capacitor to GND.
D2	SDO	Data Out. Logic output. The conversion results from the ADC, register reads, and temperature sensor information are provided on this output as a serial data stream. The bits are clocked out on the rising edge of the SCLK input. The MSB is placed on the SDO pin on the falling edge of SYNC. Because the SCLK can idle high or low, the next bit is clocked out on the first rising edge of SCLK that follows a falling edge SCLK while SYNC is low (see Figure 4).
D3	V _{REF}	Reference Input/Output. When the internal reference is enabled, the 2.5 V reference voltage is available on this pin. A 0.1 μ F capacitor connected from the V _{REF} pin to GND is recommended to achieve the specified performance from the AD5592R. When the internal reference is disabled, an external reference must be applied to this pin. The voltage range for the external reference is 1 V to V _{DD} .




Figure 6. AD5592R 16-Lead TSSOP Pin Configuration

Table 8. AD5592R 16-Lead TSSOP Pin Function Descriptions

Pin No.	Mnemonic	Description
15	SDI	Data In. Logic input. Data that is to be written to the DACs and control registers is provided on this input and is clocked into the register on the falling edge of SCLK.
16	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz when writing to the DACs. SCLK has a maximum speed of 20 MHz when performing a conversion or clocking data from the AD5592R.
1	RESET	Asynchronous Reset Pin. Tie this pin high for normal operation. When this pin is brought low, the AD5592R is reset to its default configuration.
2	SYNC	Synchronization. Active low control input. SYNC is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 16 clocks.
14	GND	Ground Reference Point for All Circuitry on the AD5592R.
13	1/07	Input/Output 7. This pin can be configured as a DAC, ADC, or general-purpose digital input or output. The function of this pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16). I/O7 can also be configured as a BUSY signal to indicate when an ADC conversion is taking place (see Table 30 and Table 31).
4, 5, 6, 7, 10, 11, 12	I/O0 to I/O6	Input/Output 0 Through Input/Output 6. These pins can be independently configured as DACs, ADCs, or general-purpose digital inputs or outputs. The function of each pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16).
3	V_{DD}	Power Supply Input. The AD5592R operates from 2.7 V to 5.5 V, and this pin must be decoupled with a 0.1 μ F capacitor to GND.
9	SDO	Data Out. Logic output. The conversion results from the ADC, register reads, and temperature sensor information are provided on this output as a serial data stream. The bits are clocked out on the rising edge of the SCLK input. The MSB is placed on the SDO pin on the falling edge of SYNC. Because the SCLK can idle high or low, the next bit is clocked out on the first rising edge of SCLK that follows a falling edge SCLK while SYNC is low (see Figure 4).
8	V_{REF}	Reference Input/Output. When the internal reference is enabled, the 2.5 V reference voltage is available on this pin. A 0.1 μ F capacitor connected from the V _{REF} pin to GND is recommended to achieve the specified performance from the AD5592R. When the internal reference is disabled, an external reference must be applied to this pin. The voltage range for the external reference is 1 V to V _{DD} .




Figure 7. AD5592R 16-Lead LFCSP Pin Configuration

Table 9. AD5592R 16-Lead LFCSP Pin Function Descriptions

Pin No.	Mnemonic	Description	
1	V _{DD}	Power Supply Input. The AD5592R operates from 2.7 V to 5.5 V, and this pin must be decoupled with a 0.1 μ F capacitor to GND.	
2, 3, 4, 5, 8, 9, 10	I/O0 to I/O6	Input/Output 0 Through Input/Output 6. These pins can be independently configured as DACs, ADCs, or general-purpose digital inputs or outputs. The function of each pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16).	
6	V _{REF}	Reference Input/Output. When the internal reference is enabled, the 2.5 V reference voltage is available on this pin. A 0.1 μ F capacitor connected from the V _{REF} pin to GND is recommended to achieve the specified performance from the AD5592R. When the internal reference is disabled, an external reference must be applied to this pin. The voltage range for the external reference is 1 V to V _{DD} .	
7	SDO	Data Out. Logic output. The conversion results from the ADC, register reads, and temperature sensor information are provided on this output as a serial data stream. The bits are clocked out on the rising edge of the SCLK input. The MSB is placed on the SDO pin on the falling edge of SYNC. Because the SCLK can idle high or low, the next bit is clocked out on the first rising edge of SCLK that follows a falling edge SCLK while SYNC is low (see Figure 4).	
11	1/07	Input/Output 7. This pin can be configured as a DAC, ADC, or general-purpose digital input or output. The function of this pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16). I/O7 can also be configured as a BUSY signal to indicate when an ADC conversion is taking place (see Table 30 and Table 31).	
12	GND	Ground Reference Point for All Circuitry on the AD5592R.	
13	SDI	Data In. Logic input. Data that is to be written to the DACs and control registers is provided on this input and is clocked into the register on the falling edge of SCLK.	
14	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz when writing to the DACs. SCLK has a maximum speed of 20 MHz when performing a conversion or clocking data from the AD5592R.	
15	RESET	Asynchronous Reset Pin. Tie this pin high for normal operation. When this pin is brought low, the AD5592R is reset to its default configuration.	
16	SYNC	Synchronization. Active low control input. SYNC is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 16 clocks.	




Figure 8. AD5592R-1 16-Lead LFCSP Pin Configuration

Table 10. AD5592R-1 16-Lead LFCSP Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD}	Power Supply Input. The AD5592R-1 operates from 2.7 V to 5.5 V, and this pin must be decoupled with a 0.1 μ F capacitor to GND.
2 to 5, 8 to 10	I/O0 to I/O6	Input/Output 0 Through Input/Output 6. These pins can be independently configured as DACs, ADCs, or general-purpose digital inputs or outputs. The function of each pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16).
6	V _{REF}	Reference Input/Output. When the internal reference is enabled, the 2.5 V reference voltage is available on this pin. A 0.1 μ F capacitor connected from the V _{REF} pin to GND is recommended to achieve the specified performance from the AD5592R-1. When the internal reference is disabled, an external reference must be applied to this pin. The voltage range for the external reference is 1 V to V _{DD} .
7	SDO	Data Out. Logic output. The conversion results from the ADC, register reads, and temperature sensor information are provided on this output as a serial data stream. The bits are clocked out on the rising edge of the SCLK input. The MSB is placed on the SDO pin on the falling edge of SYNC. Because the SCLK can idle high or low, the next bit is clocked out on the first rising edge of SCLK that follows a falling edge SCLK while SYNC is low (see Figure 4).
11	1/07	Input/Output 7. This pin can be configured as a DAC, ADC, or general-purpose digital input or output. The function of this pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16). I/O7 can also be configured as a BUSY signal to indicate when an ADC conversion is taking place (see Table 30 and Table 31).
12	GND	Ground Reference Point for All Circuitry on the AD5592R-1.
13	SDI	Data In. Logic input. Data to be written to the DACs and control registers is provided on this input and is clocked into the register on the falling edge of SCLK.
14	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz when writing to the DACs. SCLK has a maximum speed of 20 MHz when performing a conversion or clocking data from the AD5592R-1.
15	V _{LOGIC}	Interface Power Supply. The voltage of this pin ranges from 1.8 V to 5.5 V.
16	SYNC	Synchronization. Active low control input. SYNC is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 16 clocks.




Figure 9. AD5592R-1 16-Ball WLCSP Pin Configuration

Table 11. AD5592R-1 16-Lead WLCSP Pin Function Descriptions

Pin No.	Mnemonic	Description
B4	V _{DD}	Power Supply Input. The AD5592R-1 operates from 2.7 V to 5.5 V, and this pin must be decoupled with a 0.1 μ F capacitor to GND.
B3, C4, C3, C2, D1, D4, C1	I/O0 to I/O6	Input/Output 0 Through Input/Output 6. These pins can be independently configured as DACs, ADCs, or general-purpose digital inputs or outputs. The function of each pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16).
D3	V _{REF}	Reference Input/Output. When the internal reference is enabled, the 2.5 V reference voltage is available on this pin. A 0.1 μ F capacitor connected from the V _{REF} pin to GND is recommended to achieve the specified performance from the AD5592R-1. When the internal reference is disabled, an external reference must be applied to this pin. The voltage range for the external reference is 1 V to V _{DD} .
D2	SDO	Data Out. Logic output. The conversion results from the ADC, register reads, and temperature sensor information are provided on this output as a serial data stream. The bits are clocked out on the rising edge of the SCLK input. The MSB is placed on the SDO pin on the falling edge of SYNC. Because the SCLK can idle high or low, the next bit is clocked out on the first rising edge of SCLK that follows a falling edge SCLK while SYNC is low (see Figure 4).
B2	I/O7	Input/Output 7. This pin can be configured as a DAC, ADC, or general-purpose digital input or output. The function of this pin is determined by programming the I/Ox pin configuration registers (see Table 15 and Table 16). I/O7 can also be configured as a BUSY signal to indicate when an ADC conversion is taking place (see Table 30 and Table 31).
B1	GND	Ground Reference Point for All Circuitry on the AD5592R-1.
A1	SDI	Data In. Logic input. Data to be written to the DACs and control registers is provided on this input and is clocked into the register on the falling edge of SCLK.
A2	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz when writing to the DACs. SCLK has a maximum speed of 20 MHz when performing a conversion or clocking data from the AD5592R-1.
A3	V _{LOGIC}	Interface Power Supply. The voltage of this pin ranges from 1.8 V to 5.5 V.
A4	SYNC	Synchronization. Active low control input. SYNC is the frame synchronization signal for the input data. When SYNC goes low, data is transferred in on the falling edges of the next 16 clocks.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. ADC INL, $V_{DD} = 5.5 V$




Figure 11. ADC DNL, $V_{DD} = 5.5 V$




Figure 12. ADC INL, $V_{DD} = 2.7 V$




Figure 13. ADC DNL, $V_{DD} = 2.7 V$




Figure 14. Histogram of ADC Codes, $V_{DD} = 2.7 \text{ V}$




Figure 15. Histogram of ADC Codes, $V_{DD} = 5.5 \text{ V}$




Figure 16. ADC Multiplying Bandwidth





Figure 17. DAC INL






Figure 19. DAC Adjacent Code Glitch




Figure 20. DAC Digital-to-Analog Glitch (Rising)




Figure 21. DAC Digital-to-Analog Glitch (Falling)




Figure 22. DAC Settling Time (100 Code Change, Rising Edge)




Figure 23. DAC Settling Time (100 Code Change, Falling Edge)




Figure 24. DAC Settling Time, Output Range = $0 V \text{ to } V_{REF}$




Figure 25. DAC Settling Time, Output Range = $0 V to 2 \times V_{REF}$




Figure 26. DAC Settling Time for Various Capacitive Loads




Figure 27. DAC Sine Wave Output, Output Range = 0 V to $2 \times V_{REF}$,

Bandwidth = 0 Hz to 20 kHz




Figure 28. DAC Sine Wave Output, Output Range = 0 V to V_{REF} , Bandwidth = 0 Hz to 20 kHz




Figure 29. DAC 1/f Noise with External Reference




Figure 30. DAC 1/f Noise with Internal Reference




Figure 31. DAC Output Noise Spectral Density (NSD)




Figure 32. DAC Output Sink and Source Capability, Output Range = 0 V to V_{REF}




Figure 33. DAC Output Sink and Source Capability, Output Range = $0 V to 2 \times V_{REF}$




Figure 34. Internal Reference 1/f Noise




Figure 35. Reference Noise Spectral Density (NSD)




Figure 36. Reference Line Regulation

TERMINOLOGY

ADC TERMINOLOGY

Integral Nonlinearity (INL)

INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The end-points of the transfer function are zero scale, a point that is 1 LSB below the first code transition, and full scale, a point that is 1 LSB above the last code transition.

Differential Nonlinearity (DNL)

DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

Offset error is the deviation of the first code transition $(00 \dots 000)$ to $(00 \dots 001)$ from the ideal, that is, AGND + 1 LSB.

Offset Error Match

Offset error match is the difference in offset error between any two channels.

Gain Error

Gain error is the deviation of the last code transition (111 ... 110) to (111 ... 111) from the ideal (that is, $V_{\text{REF}}-1$ LSB) after the offset error has been adjusted out.

Channel-to-Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between channels. It is measured by applying a full-scale, 5 kHz sine wave signal to all nonselected ADC input channels and determining how much that signal is attenuated in the selected channel. This specification is the worst case across all ADC channels for the AD5592R/AD5592R-1.

Track-and-Hold Acquisition Time

The track-and-hold amplifier enters hold mode on the falling edge of $\overline{\text{SYNC}}$ and returns to track mode when the conversion is complete. The track-and-hold acquisition time is the minimum time required for the track-and-hold amplifier to remain in track mode for its output to reach and settle to within ± 1 LSB of the applied input signal, given a step change to the input signal.

Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the measured ratio of signal-to-noise-and-distortion at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical SINAD ratio for an ideal N-bit converter with a sine wave input is given by

$$SINAD$$
 (dB) = $6.02N + 1.76$

Thus, for a 12-bit converter, SINAD is 74 dB.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental. For the AD5592R/AD5592R-1, it is defined as

$$THD (dB) = 20 \times \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_7}$$

where:

 V_1 is the rms amplitude of the fundamental. V_2 , V_3 , V_4 , V_5 , and V_6 are the rms amplitudes of the second through the sixth harmonics.

Peak Harmonic or Spurious Noise (SFDR)

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_s/2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak.

DAC TERMINOLOGY

Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL vs. code plot is shown in Figure 17.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design. A typical DNL vs. code plot can be seen in Figure 18.

Zero Code Error

Zero code error is a measurement of the output error when zero code (0x000) is loaded to the DAC register. Ideally, the output is 0 V. The zero code error is always positive in the AD5592R/AD5592R-1 because the output of the DAC cannot go below 0 V due to a combination of the offset errors in the DAC and the output amplifier. Zero code error is expressed in mV.

Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal expressed as % FSR.

Offset Error Drift

Offset error drift is a measurement of the change in offset error with a change in temperature. It is expressed in $\mu V/^{\circ}C$.

Gain Temperature Coefficient

Gain temperature coefficient is a measurement of the change in gain error with changes in temperature. It is expressed in ppm of FSR/°C.

Offset Error

Offset error is a measurement of the difference between V_{OUT} (actual) and V_{OUT} (ideal), expressed in mV, in the linear region of the transfer function. Offset error can be negative or positive.

DC Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in V_{OUT} to a change in V_{DD} for a full-scale output of the DAC. It is measured in mV/V. V_{REF} is held at 2 V, and V_{DD} is varied by $\pm 10\%$.

Output Voltage Settling Time

Output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level for a ¼ to ¾ full-scale input change and is measured from the rising edge of SYNC.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV-sec, and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FF to 0x800).

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. It is specified in nV-sec, and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s and vice versa.

Reference Feedthrough

Reference feedthrough is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated. It is expressed in dB.

Noise Spectral Density

Noise spectral density is a measurement of the internally generated random noise. Random noise is characterized as a spectral density (nV/\sqrt{Hz}). It is measured by loading the DAC to midscale and measuring noise at the output. It is measured in nV/\sqrt{Hz} .

DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC maintained at midscale. It is expressed in μV .

DC crosstalk due to load current change is a measure of the impact that a change in load current on one DAC has to another DAC kept at midscale. It is expressed in $\mu V/mA$.

Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0s to all 1s and vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nV-sec.

Analog Crosstalk

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0s to all 1s and vice versa), then executing a software LDAC (see Table 45 and Table 46), and monitoring the output of the DAC whose digital code was not changed. The area of the glitch is expressed in nV-sec.

DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent analog output change of another DAC. It is measured by loading the attack channel with a full-scale code change (all 0s to all 1s and vice versa), using the write to and update commands while monitoring the output of the victim channel that is at midscale. The energy of the glitch is expressed in nV-sec.

Multiplying Bandwidth

The amplifiers within the DAC have a finite bandwidth; the multiplying bandwidth is a measure of this. A sine wave on the reference (with full-scale code loaded to the DAC) appears on the output. The multiplying bandwidth is the frequency at which the output amplitude falls to 3 dB below the input.

Voltage Reference Temperature Coefficient (TC)

Voltage reference TC is a measure of the change in the reference output voltage with a change in temperature. The voltage reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output over a given temperature range expressed in ppm/°C, as follows:

$$TC = \left[\frac{V_{REF(MAX)} - V_{REF(MIN)}}{V_{REF(NOM)} \times Temp \ Range}\right] \times 10^{6}$$

where:

 $V_{REF(MAX)}$ is the maximum reference output measured over the total temperature range.

 $V_{REF(MIN)}$ is the minimum reference output measured over the total temperature range.

 $V_{REF(NOM)}$ is the nominal reference output voltage, 2.5 V. *Temp Range* is the specified temperature range of -40° C to $+105^{\circ}$ C.

THEORY OF OPERATION

The AD5592R/AD5592R-1 are 8-channel configurable analog and digital input/output ports. The AD5592R/AD5592R-1 have eight pins that can be independently configured as a 12-bit DAC output channel, a 12-bit ADC input channel, a digital input pin, or a digital output pin.

The function of each pin is determined by programming the ADC, DAC, or GPIO configuration registers as appropriate. See the Configuring the AD5592R/AD5592R-1 section and Table 16 for more information.

DAC SECTION

The AD5592R/AD5592R-1 contain eight 12-bit DACs and implement a segmented string DAC architecture with an internal output buffer. Figure 37 shows the internal block diagram of the DAC architecture.




Figure 37. Internal Block Diagram of the DAC Architecture

The DAC channels have a shared gain bit that sets the output range as 0 V to V_{REF} or 0 V to $2 \times V_{REF}$. Because the gain bit is shared by all channels, it is not possible to set different output ranges on a per channel basis. The input coding to the DAC is straight binary. The ideal output voltage is given by

$$V_{OUT} = G \times V_{REF} \times \left(\frac{D}{2^N}\right)$$

where

D is the decimal equivalent of the binary code (0 to 4095) that is loaded to the DAC register.

G = 1 for an output range of 0 V to V_{REF} , or G = 2 for an output range of 0 V to $2 \times V_{REF}$.

N = 12.

Resistor String

The simplified segmented resistor string DAC structure is shown in Figure 38. The code loaded to the DAC register determines the switch on the string that is connected to the output buffer.

Because each resistance in the string has the same value, R, the string DAC is guaranteed monotonic.




Figure 38. Simplified Resistor String Structure

Output Buffer

The output buffer is designed as an input/output rail-to-rail buffer. The output buffer can drive 2 nF capacitance with a 1 k Ω resistor in parallel. The slew rate is 1.25 V/ μ s with a ½ to ¾ scale settling time of 6 μ s. By default, the DAC outputs update directly after data has been written to the input register. The LDAC register is used to delay the updates until additional channels have been written to, if required. See the Readback and LDAC Mode Register section for more information.

ADC SECTION

The 12-bit, single-supply ADC is capable of throughput rates of 400 kSPS. The ADC is preceded by a multiplexer that switches selected I/Ox pins to the ADC. A sequencer is included to automatically switch the multiplexer to the next selected channel. Channels are selected for conversion by writing to the ADC sequence register. When the write to the ADC sequence register has completed, the first channel in the conversion sequence is put into track mode. Allow each channel to track the input signal for a minimum of 500 ns. The first $\overline{\text{SYNC}}$ falling edge following the write to the ADC sequence register begins the conversion of the first channel in the sequence. The next SYNC falling edge starts a conversion on the second channel in the sequence and also begins to clock the first ADC result onto the serial interface. ADC data is clocked out of the AD5592R in a 16-bit frame. D15 is 0 to indicate that the data contains ADC data, D14 to D12 is the binary representation of the ADC address, and D11 to D0 is the ADC result (see Table 12).

Each conversion takes 2 µs, and the conversion must be completed before another conversion is initiated. Only write to the AD5592R/AD5592R-1 when no conversion is taking place. I/O7 can be configured as a BUSY signal to indicate when a conversion is taking place. BUSY goes low while a conversion is in progress, and high when an ADC result is available. The ADC has an input range selection bit (Bit D5 in the generalpurpose control register), which sets the input range as 0 V to V_{REF} or 0 V to 2 × V_{REF} . All input channels share the same range. The output coding of the ADC is straight binary. It is possible to set each I/Ox pin as both a DAC and an ADC. When an I/Ox pin is set as both a DAC and an ADC, the primary function is that of the DAC. If the pin is selected for inclusion in an ADC conversion sequence, the voltage on the pin is converted and made available via the serial interface, allowing the DAC voltage to be monitored.

Calculating ADC Input Current

The current flowing into the I/Ox pins configured as ADC inputs vary with the sampling rate (fs), the voltage difference between successive channels (VDIFF), and whether buffered or unbuffered mode is used. Figure 39 shows a simplified version of the ADC input structure. When a new channel is selected for conversion, the 5.8 pF capacitor must be charged or discharged of the voltage that was on the previously selected channel. The time required by the charge or discharge depends on the voltage difference between the two channels. This affects the input impedance of the multiplexer and therefore the input current flowing into the I/Ox pins. In buffered mode, Switch S1 is open and Switch S2 is closed, in which case the U1 buffer is directly driving the 23.1 pF capacitor, and its charging time is negligible. In unbuffered mode, Switch S1 is closed and Switch S2 is closed. In unbuffered mode, the 23.1 pF capacitor must be charged from the I/Ox pins, which contributes to the input current. For applications where the ADC input current is too high, an external input buffer may be required. The choice of buffer is a function of the particular application.

Calculate the input current for buffered mode as follows:

$$f_S \times C \times V_{DIFF} + 1 \text{ nA}$$

where:

*f*_S is the ADC sample rate in Hertz.

C is the sampling capacitance in Farads.

 V_{DIFF} is the voltage change between successive channels. 1 nA is the dc leakage current associated with buffered mode.

Calculate the input current for unbuffered mode as follows:

$$f_S \times C \times V_{DIFF}$$

An example solution is as follows: for the ADC input current in buffered mode, where I/O0 = 0.5 V, I/O1 = 2 V, and $f_S = 10 \text{ kHz}$,

$$(10,000 \times 5.8 \times 10^{-12} \times 1.5) + 1 \text{ nA} = 88 \text{ nA}$$

Under the same conditions, the ADC input current in unbuffered mode is as follows:

$$(10,000 \times 28.9 \times 10^{-12} \times 1.5) = 433.5 \text{ nA}$$

Table 12. ADC Conversion Format

MSB							
D15	D14	D13	D12	D11 to D0			
0	ADC address			12-bit ADC data			




Figure 39. ADC Input Structure