# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC

### **FEATURES**

**Complete quad, 16-bit digital-to-analog converter (DAC) Programmable output range: ±10 V, ±10.2564 V, or ±10.5263 V ±1 LSB maximum INL error, ±1 LSB maximum DNL error Low noise: 60 nV/√Hz Settling time: 10 µs maximum Integrated reference buffers Internal reference: 10 ppm/°C maximum On-chip die temperature sensor Output control during power-up/brownout Programmable short-circuit protection Simultaneous updating via LDAC Asynchronous CLR to zero code Digital offset and gain adjust Logic output control pins DSP-/microcontroller-compatible serial interface Temperature range: −40°C to +85°C**  *i***CMOS process technology** 

#### **APPLICATIONS**

**Rev. D** 

**Industrial automation Open-loop/closed-loop servo control Process control Data acquisition systems Automatic test equipment Automotive test and measurement High accuracy instrumentation** 

#### **GENERAL DESCRIPTION**

The AD5764R is a quad, 16-bit, serial input, bipolar voltage output DAC that operates from supply voltages of  $\pm$ 11.4 V to  $\pm$ 16.5 V. Nominal full-scale output range is ±10 V. The AD5764R provides integrated output amplifiers, reference buffers, and proprietary power-up/power-down control circuitry. The part also features a digital I/O port, programmed via the serial interface, and an analog temperature sensor. The part incorporates digital offset and gain adjust registers per channel.

The AD5764R is a high performance converter that provides guaranteed monotonicity, integral nonlinearity (INL) of ±1 LSB, low noise, and 10 µs settling time. The AD5764R includes an on-chip 5 V reference with a reference temperature coefficient of 10 ppm/°C maximum. During power-up when the supply voltages are changing, VOUTx is clamped to 0 V via a low impedance path.

The AD5764R is based on the *i*CMOS<sup>®</sup> technology platform, which is designed for analog systems designers within industrial/ instrumentation equipment OEMs who need high performance ICs at higher voltage levels. iCMOS enables the development of analog ICs capable of 30 V and operation at  $\pm$ 15 V supplies, while allowing reductions in power consumption and package size, coupled with increased ac and dc performance.

The AD5764R uses a serial interface that operates at clock rates of up to 30 MHz and is compatible with DSP and microcontroller interface standards. Double buffering allows the simultaneous updating of all DACs. The input coding is programmable to either twos complement or offset binary formats. The asynchronous clear function clears all data registers to either bipolar zero or zero scale, depending on the coding used. The AD5764R is ideal for both closed-loop servo control and open-loop control applications. The AD5764R is available in a 32-lead TQFP and offers guaranteed specifications over the −40°C to +85°C industrial temperature range (see Figure 1 for the functional block diagram).

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

# Data Sheet **AD5764R**

# AD5764R\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

## [COMPARABLE PARTS](http://www.analog.com/parametricsearch/en/10888?doc=AD5764R.pdf&p0=1&lsrc=pst)

View a parametric search of comparable parts.

## **[EVALUATION KITS](http://www.analog.com/ad5764r/evalkits?doc=AD5764R.pdf&p0=1&lsrc=ek)**

• AD5764R Evaluation Board

## [DOCUMENTATION](http://www.analog.com/ad5764r/documentation?doc=AD5764R.pdf&p0=1&lsrc=doc)<sup>IC</sup>

### Data Sheet

• AD5764R: Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC Data Sheet

### [SOFTWARE AND SYSTEMS REQUIREMENTS](http://www.analog.com/ad5764r/softwarerequirements?doc=AD5764R.pdf&p0=1&lsrc=swreq)

- AD5764 IIO Quad-Channel DAC Linux Driver
- AD5764R Software Evaluation

# [REFERENCE MATERIALS](http://www.analog.com/ad5764r/referencematerials?doc=AD5764R.pdf&p0=1&lsrc=rm)

#### Solutions Bulletins & Brochures

• Digital to Analog Converters ICs Solutions Bulletin

### [DESIGN RESOURCES](http://www.analog.com/ad5764r/designsources?doc=AD5764R.pdf&p0=1&lsrc=dr)<sup>D</sup>

- AD5764R Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

# [DISCUSSIONS](http://www.analog.com/ad5764r/discussions?doc=AD5764R.pdf&p0=1&lsrc=disc)

View all AD5764R EngineerZone Discussions.

# [SAMPLE AND BUY](http://www.analog.com/ad5764r/sampleandbuy?doc=AD5764R.pdf&p0=1&lsrc=sb) **SAMPLE**

Visit the product page to see pricing options.

# [TECHNICAL SUPPORT](http://www.analog.com/support/technical-support.html?doc=AD5764R.pdf&p0=1&lsrc=techs)<sup>[]</sup>

Submit a technical question or find your regional support number.

# [DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5764R.pdf&product=AD5764R&p0=1&lsrc=dfs)

Submit feedback for this data sheet.

# **AD5764R**

# **TABLE OF CONTENTS**



### **REVISION HISTORY**



#### $7/11$ -Rev. B to Rev. C



#### $8/09$ –Rev. A to Rev. B





#### $2/09$ —Rev. 0 to Rev. A



10/08-Revision 0: Initial Version

# FUNCTIONAL BLOCK DIAGRAM



# **SPECIFICATIONS**

 $AV_{DD} = 11.4$  V to 16.5 V,  $AV_{SS} = -11.4$  V to  $-16.5$  V,  $AGND = DGND = REFGND = PGND = 0$  V;  $REFAB = REFCD = 5$  V external;  $DV_{CC} = 2.7 V$  to 5.25 V,  $R_{LOAD} = 10 k\Omega$ ,  $C_L = 200 pF$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.





<sup>1</sup> Temperature range: −40°C to +85°C; typical at +25°C. Device functionality is guaranteed to +105°C with degraded performance.

<sup>2</sup> Guaranteed by design and characterization; not production tested.

<sup>3</sup> Output amplifier headroom requirement is 1.4 V minimum.

l,

#### **AC PERFORMANCE CHARACTERISTICS**

 $AV_{DD} = 11.4$  V to 16.5 V,  $AV_{SS} = -11.4$  V to  $-16.5$  V,  $AGND = DGND = REFGND = PGND = 0$  V;  $REFAB = REFCD = 5$  V external;  $DV_{CC} = 2.7 V$  to 5.25 V,  $R_{LOAD} = 10 k\Omega$ ,  $C_L = 200 pF$ . All specifications T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

#### **Table 2.**



<span id="page-7-0"></span>

<sup>1</sup> Guaranteed by design and characterization; not production tested.<br><sup>2</sup> Includes noise contributions from integrated reference buffers, a 16-bit DAC, and an output amplifier.

#### **TIMING CHARACTERISTICS**

 $AV_{DD} = 11.4$  V to 16.5 V,  $AV_{SS} = -11.4$  V to  $-16.5$  V,  $AGND = DGND = REFGND = PGND = 0$  V;  $REFAB = REFCD = 5$  V external;  $DV_{CC} = 2.7 V$  to 5.25 V,  $R_{LOAD} = 10 k\Omega$ ,  $C_L = 200 pF$ . All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.



<sup>1</sup> Guaranteed by design and characterization; not production tested.

<sup>2</sup> All input signals are specified with t<sub>R</sub> = t<sub>F</sub> = 5 ns (10% to 90% of DV<sub>cc</sub>) and timed from a voltage level of 1.2 V.

<sup>3</sup> See Figure 2, Figure 3, and Figure 4.

<sup>4</sup> Standalone mode only.<br><sup>5</sup> Measured with the load circuit of Figure 5.

<sup>6</sup> Daisy-chain mode only.

#### **Timing Diagrams**



Figure 3. Daisy-Chain Timing Diagram



Figure 4. Readback Timing Diagram



Figure 5. Load Circuit for SDO Timing Diagram

# ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

#### **Table 4.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **THERMAL RESISTANCE**

 $θ<sub>JA</sub>$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### **Table 5. Thermal Resistance**



#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 6. Pin Configuration

#### **Table 6. Pin Function Descriptions**





1 Internal pull-up device on this logic input. Therefore, it can be left floating; and it defaults to a logic high condition.

# TYPICAL PERFORMANCE CHARACTERISTICS







# Data Sheet **AD5764R**









Figure 26. Source and Sink Capability of Output Amplifier with Negative Full Scale Loaded



Figure 27. Full-Scale Settling Time











Figure 30. VOUTx vs. V<sub>DD</sub>/V<sub>SS</sub> on Power-Up

# Data Sheet **AD5764R**



Figure 33. REFOUT Output Noise 100 kHz Bandwidth



Figure 34. REFOUT Output Noise 0.1 Hz to 10 Hz



Figure 36. Temperature Output Voltage vs. Temperature



Figure 37. Reference Output Voltage vs. Temperature





# **TERMINOLOGY**

#### **Relative Accuracy or Integral Nonlinearity (INL)**

For the DAC, a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function.

#### **Differential Nonlinearity (DNL)**

The difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic.

#### **Monotonicity**

A DAC is monotonic if the output either increases or remains constant for increasing digital input code. The AD5744R is monotonic over its full operating temperature range.

#### **Bipolar Zero Error**

The deviation of the analog output from the ideal half-scale output of 0 V when the DAC register is loaded with 0x8000 (offset binary coding) or 0x0000 (twos complement coding). Figure 22 shows a plot of bipolar zero error vs. temperature.

#### **Bipolar Zero Temperature Coefficient**

The measure of the change in the bipolar zero error with a change in temperature. It is expressed as parts per million of full-scale range per degree Celsius (ppm FSR/°C).

#### **Full-Scale Error**

The measure of the output error when full-scale code is loaded to the data register. Ideally, the output voltage should be  $2 \times$ VREFIN − 1 LSB. Full-scale error is expressed as a percentage of full-scale range (% FSR).

#### **Negative Full-Scale Error/Zero-Scale Error**

The error in the DAC output voltage when 0x0000 (offset binary coding) or 0x8000 (twos complement coding) is loaded to the data register. Ideally, the output voltage should be  $-2 \times V_{REFIN}$ . Figure 21 shows a plot of zero-scale error vs. temperature.

#### **Output Voltage Settling Time**

The amount of time it takes for the output to settle to a specified level for a full-scale input change.

#### **Slew Rate**

A limitation in the rate of change of the output voltage. The output slewing speed of a voltage-output DAC is usually limited by the slew rate of the amplifier used at its output. Slew rate is measured from 10% to 90% of the output signal and is given in volts per microsecond (V/µs).

#### **Gain Error**

A measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal, expressed as a percentage of the full-scale range (% FSR). Figure 23 shows a plot of gain error vs. temperature.

#### **Total Unadjusted Error (TUE)**

A measure of the output error, considering all the various errors. Figure 19 shows a plot of total unadjusted error vs. reference voltage.

#### **Zero-Scale Error Temperature Coefficient**

A measure of the change in zero-scale error with a change in temperature. It is expressed as parts per million of full-scale range per degree Celsius (ppm FSR/°C).

#### **Gain Error Temperature Coefficient**

A measure of the change in gain error with changes in temperature. It is expressed as parts per million of full-scale range per degree Celsius (ppm FSR/°C).

#### **Digital-to-Analog Glitch Energy**

The impulse injected into the analog output when the input code in the data register changes state. It is normally specified as the area of the glitch in nanovolt-seconds (nV-sec) and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000), as seen in Figure 28.

#### **Digital Feedthrough**

A measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but measured when the DAC output is not updated. It is specified in nanovolt-seconds (nV-sec) and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s, and vice versa.

#### **Power Supply Sensitivity**

Indicates how the output of the DAC is affected by changes in the power supply voltage.

#### **DC Crosstalk**

The dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a fullscale output change on one DAC while monitoring another DAC, and is expressed in least significant bits (LSBs).

#### **DAC-to-DAC Crosstalk**

The glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (from all 0s to all 1s, and vice versa) with LDAC low and monitoring the output of another DAC. The energy of the glitch is expressed in nanovolt-seconds (nV-sec).

#### **Channel-to-Channel Isolation**

The ratio of the amplitude of the signal at the output of one DAC to a sine wave on the reference input of another DAC. It is measured in decibels (dB).

#### **Reference Temperature Coefficient**

A measure of the change in the reference output voltage with a change in temperature. It is expressed in parts per million per degree Celsius (ppm/°C).

#### **Digital Crosstalk**

A measure of the impulse injected into the analog output of one DAC from the digital inputs of another DAC but is measured when the DAC output is not updated. It is specified in nanovoltseconds (nV-sec) and measured with a full-scale code change on the data bus; that is, from all 0s to all 1s, and vice versa.

#### **Thermal Hysteresis**

The change of reference output voltage after the device is cycled through temperatures from −40°C to +85°C and back to −40°C. This is a typical value from a sample of parts put through such a cycle.

# THEORY OF OPERATION

The AD5764R is a quad, 16-bit, serial input, bipolar voltage output DAC that operates from supply voltages of  $\pm 11.4$  V to  $\pm 16.5$  V and has a buffered output voltage of up to ±10.5263 V. Data is written to the AD5764R in a 24-bit word format via a 3-wire serial interface. The AD5764R also offers an SDO pin that is available for daisy chaining or readback.

The AD5764R incorporates a power-on reset circuit that ensures that the data registers are loaded with 0x0000 at power-up. The AD5764R features a digital I/O port that can be programmed via the serial interface, an analog die temperature sensor, on-chip 10 ppm/°C voltage reference, on-chip reference buffers, and per channel digital gain and offset registers.

### **DAC ARCHITECTURE**

The DAC architecture of the AD5764R consists of a 16-bit, current mode, segmented R-2R DAC. The simplified circuit diagram for the DAC section is shown in Figure 39.



Figure 39. DAC Ladder Structure

The four MSBs of the 16-bit data-word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of the 15 matched resistors to either AGNDx or IOUT. The remaining 12 bits of the data-word drive Switch S0 to Switch S11 of the 12-bit R-2R ladder network.

### **REFERENCE BUFFERS**

The AD5764R can operate with either an external or an internal reference. The reference inputs (REFAB and REFCD) have an input range of up to 7 V. This input voltage is then used to provide a buffered positive and negative reference for the DAC cores. The positive reference is given by

$$
+V_{\text{REF}}=2\times V_{\text{REFIN}}
$$

The negative reference to the DAC cores is given by

$$
-V_{REF} = -2 \times V_{REFIN}
$$

These positive and negative reference voltages (along with the gain register values) define the output ranges of the DACs.

### **SERIAL INTERFACE**

The AD5764R is controlled over a versatile 3-wire serial interface that operates at clock rates of up to 30 MHz and is compatible with SPI, QSPI™, MICROWIRE™, and DSP standards.

#### **Input Shift Register**

The input shift register is 24 bits wide. Data is loaded into the device, MSB first, as a 24-bit word under the control of a serial clock input, SCLK. The input register consists of a read/write bit, a reserved bit that must be set to 0, three register select bits, three DAC address bits, and 16 data bits, as shown in Table 9. The timing diagram for this operation is shown in Figure 2.

Upon power-up, the data registers are loaded with zero code (0x0000) and the outputs are clamped to 0 V via a low impedance path. The outputs can be updated with the zero code value by asserting either LDAC or CLR. The corresponding output voltage depends on the state of the BIN/2sCOMP pin. If the BIN/2sCOMP pin is tied to DGND, the data coding is twos complement and the outputs update to 0 V. If the BIN/2sCOMP pin is tied to  $DV_{CC}$ , the data coding is offset binary and the outputs update to negative full scale. To have the outputs power up with zero code loaded to the outputs, hold the CLR pin low during power-up.

#### **Standalone Operation**

The serial interface works with both a continuous and noncontinuous serial clock. A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data. The first falling edge of SYNC starts the write cycle. Exactly 24 falling clock edges must be applied to SCLK before SYNC is brought high again. If SYNC is brought high before the 24<sup>th</sup> falling SCLK edge, then the data written is invalid. If more than 24 falling SCLK edges are applied before SYNC is brought high, the input data is also invalid. The input register addressed is updated on the rising edge of SYNC. For another serial transfer to take place, SYNC must be brought low again. After the end of the serial data transfer, data is automatically transferred from the input shift register to the addressed register.

When the data has been transferred into the chosen register of the addressed DAC, all data registers and outputs can be updated by taking LDAC low.



#### **Daisy-Chain Operation**

For systems that contain several devices, the SDO pin can be used to daisy-chain several devices together. This daisy-chain mode can be useful in system diagnostics and in reducing the number of serial interface lines. The first falling edge of SYNC starts the write cycle. The SCLK is continuously applied to the input shift register when  $\overline{\text{SYNC}}$  is low. If more than 24 clock pulses are applied, the data ripples out of the input shift register and appears on the SDO line. This data is clocked out on the rising edge of SCLK and is valid on the falling edge. By connecting the SDO of the first device to the SDIN input of the next device in the chain, a multidevice interface is constructed.

Each device in the system requires 24 clock pulses. Therefore, the total number of clock cycles must equal  $24n$ , where *n* is the total number of AD5764R devices in the chain. When the serial transfer to all devices is complete, SYNC is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register. The serial clock can be a continuous or a gated clock.

A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and SYNC must be taken high after the final clock to latch the data.

#### **Readback Operation**

Before a readback operation is initiated, the SDO pin must be enabled by writing to the function register and clearing the SDO disable bit; this bit is cleared by default. Readback mode is invoked by setting the  $R/\overline{W}$  bit to 1 in the serial input register write. With  $R/\overline{W}$  set to 1, Bit A2 to Bit A0, in association with Bit REG2 to Bit REG0, select the register to be read. The remaining data bits in the write sequence are don't care. During the next SPI write, the data appearing on the SDO output contains the data from the previously addressed register. For a read of a single register, the NOP command can be used in clocking out the data from the selected register on SDO. The readback diagram in Figure 4 shows the readback sequence. For example, to read back the fine gain register of Channel A, implement the following sequence:

- 1. Write 0xA0XXXX to the input shift register. This write configures the AD5764R for read mode with the fine gain register of Channel A selected. Note that all the data bits, DB15 to DB0, are don't care.
- 2. Follow with a second write: an NOP condition, 0x00XXXX. During this write, the data from the fine gain register is clocked out on the SDO line; that is, data clocked out contains the data from the fine gain register in Bit DB5 to Bit DB0.

### **SIMULTANEOUS UPDATING VIA LDAC**

Depending on the status of both SYNC and LDAC, and after data has been transferred into the input register of the DACs, there are two ways to update the data registers and DAC outputs.

#### **Individual DAC Updating**

In individual DAC updating mode, LDAC is held low while data is being clocked into the input shift register. The addressed DAC output is updated on the rising edge of SYNC.

#### **Simultaneous Updating of All DACs**

In simultaneous updating of all DACs mode, LDAC is held high while data is being clocked into the input shift register. All DAC outputs are updated by taking  $\overline{\text{LDAC}}$  low any time after  $\overline{\text{SYNC}}$ has been taken high. The update then occurs on the falling edge of LDAC.

# Data Sheet **AD5764R**

See Figure 41 for a simplified block diagram of the DAC load circuitry.



#### **TRANSFER FUNCTION**

Table 7 and Table 8 show the ideal input code to output voltage relationship for offset binary data coding and twos complement data coding, respectively.

The output voltage expression for the AD5764R is given by

$$
V_{OUT} = -2 \times V_{REFIN} + 4 \times V_{REFIN} \left[ \frac{D}{65,536} \right]
$$

where:

D is the decimal equivalent of the code loaded to the DAC. VREFIN is the reference voltage applied at the REFAB and REFCD pins.

### **ASYNCHRONOUS CLEAR (CLR)**

 $\overline{\text{CLR}}$  is a negative edge triggered clear that allows the outputs to be cleared to either 0 V (twos complement coding) or negative full scale (offset binary coding). It is necessary to maintain CLR low for a minimum amount of time for the operation to complete (see Figure 2). When the CLR signal is returned high, the output remains at the cleared value until a new value is programmed. If CLR is at 0 V at power-on, all DAC outputs are updated with the clear value. A clear can also be initiated through software by writing the command of 0x04XXXX.

#### **Table 7. Ideal Output Voltage to Input Code Relationship—Offset Binary Data Coding**



#### **Table 8. Ideal Output Voltage to Input Code Relationship—Twos Complement Data Coding**



# **REGISTERS**

#### **Table 9. Input Shift Register Format**



#### **Table 10. Input Shift Register Bit Function Descriptions**



#### **FUNCTION REGISTER**

The function register is addressed by setting the three REG bits to 000. The values written to the address bits and the data bits determine the function addressed. The functions available via the function register are outlined in Table 11 and Table 12.

#### **Table 11. Function Register Options**



#### **Table 12. Explanation of Function Register Options**

