Ehips<u>mall</u>

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

1 ppm 20-Bit, ±1 LSB INL, Voltage Output DAC

Data Sheet **AD5791**

FEATURES

1 ppm resolution 1 ppm INL 7.5 nV/√Hz noise spectral density 0.19 LSB long-term linearity stability <0.05 ppm/°C temperature drift 1 µs settling time 1.4 nV-sec glitch impulse Operating temperature range: −40°C to +125°C 20-lead TSSOP package Wide power supply range up to ±16.5 V 35 MHz Schmitt triggered digital interface 1.8 V compatible digital interface

APPLICATIONS

Medical instrumentation Test and measurement Industrial control High end scientific and aerospace instrumentation

FUNCTIONAL BLOCK DIAGRAM

Table 1. Complementary Devices

Table 2. Related Device

GENERAL DESCRIPTION

The AD5791¹ is a single 20-bit, unbuffered voltage-output DAC that operates from a bipolar supply of up to 33 V. The AD5791 accepts a positive reference input in the range 5 V to V_{DD} – 2.5 V and a negative reference input in the range V_{SS} + 2.5 V to 0 V. The $AD5791$ offers a relative accuracy specification of ± 1 LSB max, and operation is guaranteed monotonic with a ± 1 LSB DNL maximum specification.

The part uses a versatile 3-wire serial interface that operates at clock rates up to 35 MHz and that is compatible with standard SPI, QSPI™, MICROWIRE™, and DSP interface standards. The part incorporates a power-on reset circuit that ensures the DAC

¹ Protected by U.S. Patent No. 7,884,747. Other patents pending.

output powers up to 0 V and in a known output impedance state and remains in this state until a valid write to the device takes place. The part provides an output clamp feature that places the output in a defined load state.

PRODUCT HIGHLIGHTS

- 1. 1 ppm Accuracy.
- 2. Wide Power Supply Range up to ±16.5 V.
- 3. Operating Temperature Range: −40°C to +125°C.
- 4. Low 7.5 nV/√Hz Noise Spectral Density.
- 5. Low 0.05 ppm/°C Temperature Drift.

Rev. D Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD5791* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

[COMPARABLE PARTS](http://www.analog.com/parametricsearch/en/10888?doc=AD5791.pdf&p0=1&lsrc=pst)

View a parametric search of comparable parts.

[EVALUATION KITS](http://www.analog.com/ad5791/evalkits?doc=AD5791.pdf&p0=1&lsrc=ek)

• AD5791 Evaluation Board

[DOCUMENTATION](http://www.analog.com/ad5791/documentation?doc=AD5791.pdf&p0=1&lsrc=doc)^L

Data Sheet

- AD5791-DSCC: Military Data Sheet
- AD5791-EP: Enhanced Product Data Sheet
- AD5791: 1ppm DAC 20-Bit, ±1LSB INL,Voltage Output DAC Data Sheet

User Guides

- AD5781/AD5791 Quick Start Guide
- UG-185: Evaluation Board for a 20-Bit, Serial Input, Voltage Output DAC

[SOFTWARE AND SYSTEMS REQUIREMENTS](http://www.analog.com/ad5791/softwarerequirements?doc=AD5791.pdf&p0=1&lsrc=swreq)

- AD5780 Microcontroller No-OS Driver
- AD5791 FMC-SDP Interposer & Evaluation Board / Xilinx KC705 Reference Design
- BeMicro FPGA Project for AD5791 with Nios driver

[TOOLS AND SIMULATIONS](http://www.analog.com/ad5791/tools?doc=AD5791.pdf&p0=1&lsrc=tools)

• AD5791 IBIS Model

[REFERENCE DESIGNS](http://www.analog.com/ad5791/referencedesigns?doc=AD5791.pdf&p0=1&lsrc=rd)

• CN0191

[REFERENCE MATERIALS](http://www.analog.com/ad5791/referencematerials?doc=AD5791.pdf&p0=1&lsrc=rm)

Solutions Bulletins & Brochures

- Digital to Analog Converters ICs Solutions Bulletin
- Industrial ICs Solutions Bulletin, Volume 10, Issue 8

[DESIGN RESOURCES](http://www.analog.com/ad5791/designsources?doc=AD5791.pdf&p0=1&lsrc=dr)^L

- AD5791 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

[DISCUSSIONS](http://www.analog.com/ad5791/discussions?doc=AD5791.pdf&p0=1&lsrc=disc)

View all AD5791 EngineerZone Discussions.

[SAMPLE AND BUY](http://www.analog.com/ad5791/sampleandbuy?doc=AD5791.pdf&p0=1&lsrc=sb)

Visit the product page to see pricing options.

[TECHNICAL SUPPORT](http://www.analog.com/support/technical-support.html?doc=AD5791.pdf&p0=1&lsrc=techs)^[]

Submit a technical question or find your regional support number.

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD5791.pdf&product=AD5791&p0=1&lsrc=dfs)

Submit feedback for this data sheet.

TABLE OF CONTENTS

REVISION HISTORY

11/11—Rev. B to Rev. C

9/11—Rev. A to Rev. B

8/11—Rev. 0 to Rev. A

7/10—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\text{DD}} = 12.5 \text{ V}$ to 16.5 V, $V_{SS} = -16.5 \text{ V}$ to -12.5 V , $V_{\text{REFP}} = 10 \text{ V}$, $V_{\text{REFN}} = -10 \text{ V}$, $V_{\text{CC}} = 2.7 \text{ V}$ to $+5.5 \text{ V}$, $\text{IOV}_{\text{CC}} = 1.71 \text{ V}$ to 5.5 V , $R_{\rm L}$ = unloaded, $C_{\rm L}$ = unloaded, all specifications $T_{\rm MIN}$ to $T_{\rm MAX}$ unless otherwise noted.

Table 3.

¹ Temperature range: -40° C to +125°C, typical at +25°C and V_{DD} = +15 V, V_{SS} = -15 V, V_{REFP} = +10 V, V_{REFN} = -10 V.

 $^{\text{2}}$ Performance characterized with AD8676BRZ voltage reference buffers and AD8675ARZ output buffer.

³ Guaranteed by design and characterization, not production tested.

⁴ Valid for all voltage reference spans.

⁵ Linearity error refers to both INL error and DNL error, either parameter can be expected to drift by the amount specified after the length of time specified.

⁶ AD5791 configured in X2 gain mode, 25 pF compensation capacitor on AD797.
⁷ Includes noise contribution from AD8676BRZ voltage reference buffers.

⁹ Current flowing in an individual logic pin.

¹⁰ Includes PSRR of AD8676BRZ voltage reference buffers.

 8 The AD5791 is configured in bias compensation mode with a low-pass RC filter on the output. R = 300 Ω, C = 143 pF.(total capacitance seen by the output buffer, lead capacitance, and so forth).

TIMING CHARACTERISTICS

 V_{CC} = 2.7 V to 5.5 V; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 4.

 1 All input signals are specified with t $_{\rm R}$ = t $_{\rm F}$ = 1 ns/V (10% to 90% of IOV $_{\rm CC}$) and timed from a voltage level of (V $_{\rm IL}$ + V $_{\rm IH}$)/2.

 2 Maximum SCLK frequency is 35 MHz for write mode and 16 MHz for readback and daisy-chain modes.

Figure 3. Readback Mode Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

Table 5.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device is a high performance integrated circuit with an ESD rating of 1.5 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 5. Integral Nonlinearity Error vs. DAC Code, ±10 V Span

Figure 6. Integral Nonlinearity Error vs. DAC Code, 10 V Span

Figure 7. Integral Nonlinearity Error vs. DAC Code, 5 V Span

Figure 8. Integral Nonlinearity Error vs. DAC Code, ±10 V Span, X2 Gain Mode

Figure 9. Differential Nonlinearity Error vs. DAC Code, ±10 V Span

Figure 10. Differential Nonlinearity Error vs. DAC Code, 10 V Span

Figure 11. Differential Nonlinearity Error vs. DAC Code, 5 V Span

Figure 12. Differential Nonlinearity Error vs. DAC Code, ±10 V Span, X2 Gain Mode

Figure 13. Integral Nonlinearity Error vs. Temperature

Figure 14. Differential Nonlinearity Error vs. Temperature

Figure 15. Integral Nonlinearity Error vs. Supply Voltage, ±10 V Span

Figure 16. Integral Nonlinearity Error vs. Supply Voltage, 5 V Span

Figure 17. Differential Nonlinearity Error vs. Supply Voltage, ±10 V Span

Figure 18. Differential Nonlinearity Error vs. Supply Voltage, 5 V Span

Figure 19. Zero-Scale Error vs. Supply Voltage, ±10 V Span

Figure 20. Zero-Scale Error vs. Supply Voltage, 5 V Span

Figure 21. Midscale Error vs. Supply Voltage, ±10 V Span

Figure 22. Midscale Error vs. Supply Voltage, 5 V Span

Figure 23. Full-Scale Error vs. Supply Voltage, ±10 V Span

Figure 24. Full-Scale Error vs. Supply Voltage, 5 V Span

Figure 25. Gain Error vs. Supply Voltage, ±10 V Span

Figure 26. Gain Error vs. Supply Voltage, 5 V Span

Figure 27. Integral Nonlinearity Error vs. Reference Voltage

Figure 28. Differential Nonlinearity Error vs. Reference Voltage

Figure 36. Gain Error vs. Temperature

Figure 38. Power Supply Currents vs. Power Supply Voltages

Figure 39. Rising Full-Scale Voltage Step

Figure 40. Falling Full-Scale Voltage Step

Data Sheet **AD5791**

Figure 41. 500 Code Step Settling Time

Figure 42. 6 MSB Segment Glitch Energy for \pm 10 V VREF

Figure 43. 6 MSB Segment Glitch Energy for +10 V VREF

Figure 44. 6 MSB Segment Glitch Energy for +5 V VREF

Figure 45. Midscale Peak-to-Peak Glitch for ±10 V

Figure 46. Voltage Output Noise, 0.1 Hz to 10 Hz Bandwidth

TERMINOLOGY

Relative Accuracy

Relative accuracy, or integral nonlinearity (INL), is a measure of the maximum deviation, in LSB, from a straight line passing through the endpoints of the DAC transfer function. A typical INL error vs. code plot is shown in Figure 5.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ±1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic. A typical DNL error vs. code plot is shown in Figure 9.

Linearity Error Long Term Stability

Linearity error long term stability is a measure of the stability of the linearity of the DAC over a long period of time. It is specified in LSB for a time period of 500 hours and 1000 hours at an elevated ambient temperature.

Zero-Scale Error

Zero-scale error is a measure of the output error when zero-scale code (0x00000) is loaded to the DAC register. Ideally, the output voltage should be VREFNS. Zero-scale error is expressed in LSBs.

Zero-Scale Error Temperature Coefficient

Zero-scale error temperature coefficient is a measure of the change in zero-scale error with a change in temperature. It is expressed in ppm FSR/°C.

Full-Scale Error

Full-scale error is a measure of the output error when fullscale code (0x3FFFF) is loaded to the DAC register. Ideally, the output voltage should be VREFPS − 1 LSB. Full-scale error is expressed in LSBs.

Full-Scale Error Temperature Coefficient

Full-scale error temperature coefficient is a measure of the change in full-scale error with a change in temperature. It is expressed in ppm FSR/°C.

Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal, expressed in ppm of the full-scale range.

Gain Error Temperature Coefficient

Gain error temperature coefficient is a measure of the change in gain error with a change in temperature. It is expressed in ppm FSR/°C.

Midscale Error

Midscale error is a measure of the output error when midscale code (0x20000) is loaded to the DAC register. Ideally, the output voltage should be (VREFPS − VREFNS)/2 + VREFNS. Midscale error is expressed in LSBs.

Midscale Error Temperature Coefficient

Midscale error temperature coefficient is a measure of the change in midscale error with a change in temperature. It is expressed in ppm FSR/°C.

Output Slew Rate

Slew rate is a measure of the limitation in the rate of change of the output voltage. The slew rate of the AD5791 output voltage is determined by the capacitive load presented to the V_{OUT} pin. The capacitive load in conjunction with the 3.4 kΩ output impedance of the AD5791 set the slew rate. Slew rate is measured from 10% to 90% of the output voltage change and is expressed in $V/\mu s$.

Output Voltage Settling Time

Output voltage settling time is the amount of time it takes for the output voltage to settle to a specified level for a specified change in voltage. For fast settling applications, a high speed buffer amplifier is required to buffer the load from the 3.4 k Ω output impedance of the AD5791, in which case it is the amplifier that determines the settling time.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is specified as the area of the glitch in nV-sec and is measured when the digital input code is changed by 1 LSB at the major carry transition (see Figure 42).

Output Enabled Glitch Impulse

Output enabled glitch impulse is the impulse injected into the analog output when the clamp to ground on the DAC output is removed. It is specified as the area of the glitch in nV-sec (see Figure 48).

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC but is measured when the DAC output is not updated. It is specified in nV-sec and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s, and vice versa.

Spurious Free Dynamic Range (SFDR)

Spurious free dynamic range is the usable dynamic range of a DAC before spurious noise interferes or distorts the fundamental signal. It is measured by the difference in amplitude between the fundamental and the largest harmonically or nonharmonically related spur from dc to full Nyquist bandwidth (half the DAC sampling rate, or $f_s/2$). SFDR is measured when the signal is a digitally generated sine wave.

Total Harmonic Distortion (THD)

Total harmonic distortion is the ratio of the rms sum of the harmonics of the DAC output to the fundamental value Only the second to fifth harmonics are included.

DC Power Supply Rejection Ratio

DC power supply rejection ratio is a measure of the rejection of the output voltage to dc changes in the power supplies applied to the DAC. It is measured for a given dc change in power supply voltage and is expressed in µV/V.

AC Power Supply Rejection Ratio (AC PSRR)

AC power supply rejection ratio is a measure of the rejection of the output voltage to ac changes in the power supplies applied to the DAC. It is measured for a given amplitude and frequency change in power supply voltage and is expressed in decibels.

THEORY OF OPERATION

The AD5791 is a high accuracy, fast settling, single, 20-bit, serial input, voltage output DAC. It operates from a V_{DD} supply voltage of 7.5 V to 16.5 V and a Vss supply of -16.5 V to -2.5 V. Data is written to the AD5791 in a 24-bit word format via a 3-wire serial interface. The AD5791 incorporates a power-on reset circuit that ensures the DAC output powers up to 0 V with the V_{OUT} pin clamped to AGND through a ~6 kΩ internal resistor.

DAC ARCHITECTURE

The architecture of the AD5791 consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 49. The six MSBs of the 20-bit data-word are decoded to drive 63 switches, E0 to E62. Each of these switches connects one of 63 matched resistors to either the VREFP or VREFN voltage. The remaining 14 bits of the data-word drive the S0 to S13 switched of a 14-bit voltage mode R-2R ladder network. To ensure performance to specification, the reference inputs must be force sensed with external amplifiers.

SERIAL INTERFACE

The AD5791 has a 3-wire serial interface (SYNC, SCLK, and SDIN) that is compatible with SPI, QSPI, and MICROWIRE interface standards, as well as most DSPs (see Figure 2 for a timing diagram).

Input Shift Register

The input shift register is 24 bits wide. Data is loaded into the device MSB first as a 24-bit word under the control of a serial clock input, SCLK, which can operate at up to 50 MHz. The input register consists of a R/\overline{W} bit, three address bits, and twenty register bits as shown in Table 7. The timing diagram for this operation is shown in Figure 2.

Table 7. Input Shift Register Format

Table 8. Decoding the Input Shift Register

1 X is don't care.

Standalone Operation

The serial interface works with both a continuous and noncontinuous serial clock. A continuous SCLK source can be used only if SYNC is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used, and $\overline{\text{SYNC}}$ must be taken high after the final clock to latch the data. The first falling edge of SYNC starts the write cycle. Exactly 24 falling clock edges must be applied to SCLK before $\overline{\text{SYNC}}$ is brought high again. If SYNC is brought high before the 24th falling SCLK edge, the data written is invalid. If more than 24 falling SCLK edges are applied before SYNC is brought high, the input data is also invalid. The input shift register is updated on the rising edge of $\overline{\text{SYNC}}$. For another serial transfer to take place, $\overline{\text{SYNC}}$ must be brought low again. After the end of the serial data transfer, data is automatically transferred from the input shift register to the addressed register. Once the write cycle is complete, the output can be updated by taking LDAC low while SYNC is high.

Readback

The contents of all the on-chip registers can be read back via the SDO pin. Table 8 outlines how the registers are decoded. After a register has been addressed for a read, the next 24 clock cycles clock the data out on the SDO pin. The clocks must be applied while SYNC is low. When SYNC is returned high, the SDO pin is placed in tristate. For a read of a single register, the NOP function can be used to clock out the data. Alternatively, if more than one register is to be read, the data of the first register to be addressed can be clocked out at the same time the second register to be read is being addressed. The SDO pin must be enabled to complete a readback operation. The SDO pin is enabled by default.

HARDWARE CONTROL PINS

Load DAC Function (LDAC)

After data has been transferred into the input register of the DAC, there are two ways to update the DAC register and DAC output. Depending on the status of both SYNC and LDAC, one of two update modes is selected: synchronous DAC updating or asynchronous DAC updating

Synchronous DAC Update

In this mode, $\overline{\text{LDAC}}$ is held low while data is being clocked into the input shift register. The DAC output is updated on the rising edge of SYNC.

Asynchronous DAC Update

In this mode, $\overline{\text{LDAC}}$ is held high while data is being clocked into the input shift register. The DAC output is asynchronously updated by taking LDAC low after SYNC has been taken high. The update now occurs on the falling edge of $\overline{\text{LDAC}}$.

Reset Function (RESET)

The AD5791 can be reset to its power-on state by two means: either by asserting the RESET pin or by utilizing the software RESET control function (see Table 14). If the RESET pin is not used, it should be hardwired to IOV $_{\rm CC}$.

Asynchronous Clear Function (CLR)

The CLR pin is an active low clear that allows the output to be cleared to a user defined value. The 20-bit clear code value is programmed to the clearcode register (see Table 13). It is necessary to maintain CLR low for a minimum amount of time to complete the operation (see Figure 2).When the CLR signal is returned high the output remains at the clear value (if LDAC is high) until a new value is loaded to the DAC register. The output cannot be updated with a new value while the CLR pin is low. A clear operation can also be performed by setting the CLR bit in the software control register (see Table 14).

Table 9. Hardware Control Pins Truth Table

¹ X is don't care.

ON-CHIP REGISTERS

DAC Register

Table 10 outlines how data is written to and read from the DAC register.

Table 10. DAC Register

The following equation describes the ideal transfer function of the DAC:

$$
V_{OUT}=\frac{\left(V_{REFP}-V_{REFN}\right){\times}D}{2^{20}-1}+V_{REFN}
$$

where:

 V_{REFN} is the negative voltage applied at the V_{REFN} input pins. $V_{\it REFP}$ is the positive voltage applied at the $\rm V_{\it REFP}$ input pins. D is the 20-bit code programmed to the DAC.

Control Register

The control register controls the mode of operation of the AD5791.

Table 11. Control Register

Table 12. Control Register Functions

Clearcode Register

The clearcode register sets the value to which the DAC output is set when the CLR pin or CLR bit is asserted. The output value depends on the DAC coding that is being used, either binary or twos complement. The default register value is 0.

Table 13. Clearcode Register

Software Control Register

This is a write only register in which writing a 1 to a particular bit has the same effect as pulsing the corresponding pin low.

Table 14. Software Control Register

¹ The CLR function has no effect if the $\overline{\text{LDAC}}$ pin is low.

 2 The LDAC function has no effect if the $\overline{\text{CLR}}$ pin is low.

Table 15. Software Control Register Functions

AD5791 FEATURES **POWER-ON TO 0 V**

The AD5791 contains a power-on reset circuit that, as well as resetting all registers to their default values, controls the output voltage during power-up. Upon power-on the DAC is placed in tristate (its reference inputs are disconnected) and its output is clamped to ground through a ~6 k Ω resistor. The DAC remains in this state until programmed otherwise via the control register. This is a useful feature in applications where it is important to know the state of the DAC output while it is in the process of powering up.

CONFIGURING THE AD5791

After power-on the AD5791 must be configured to put it into normal operating mode before programming the output. To do this, the control register must be programmed. The DAC is removed from tristate by clearing the DACTRI bit, and the output clamp is removed by clearing the OPGND bit. At this point, the output goes to V_{REFN} , unless an alternative value is first programmed to the DAC register.

DAC OUTPUT STATE

The DAC output can be placed in one of three states, controlled by the DACTRI and OPGND bits of the control register, as shown in Table 16.

LINEARITY COMPENSATION

The integral nonlinearity (INL) of the AD5791 can vary according to the applied reference voltage span, the LIN COMP bits of the control register can be programmed to compensate for this variation in INL. The specifications in this data sheet are obtained with LIN COMP = 0000 for reference spans up to and including 10 V and with LIN COMP = 1100 for a reference span of 20 V. The default value of the LIN COMP bits is 0000. Intermediate LIN COMP values can be programmed for reference spans between 10 V and 20 V as shown in Table 12.

OUTPUT AMPLIFIER CONFIGURATION

There are a number of different ways that an output amplifier can be connected to the AD5791, depending on the voltage references applied and the desired output voltage span.

Unity Gain Configuration

Figure 50 shows an output amplifier configured for unity gain, in this configuration the output spans from V_{REFN} to V_{REFP} .

A second unity gain configuration for the output amplifier is one that removes an offset from the input bias currents of the amplifier. It does this by inserting a resistance in the feedback path of the amplifier that is equal to the output resistance of the DAC. The DAC output resistance is 3.4 k Ω , by connecting R1 and RFB in parallel, a resistance equal to the DAC resistance is available on chip. Because the resistors are all on one piece of silicon, they are temperature coefficient matched. To enable this mode of operation the RBUF bit of the control register must be set to Logic 1. Figure 51 shows how the output amplifier is connected to the AD5791. In this configuration, the output amplifier is in unity gain and the output spans from V_{REFN} to VREFP. This unity gain configuration allows a capacitor to be placed in the amplifier feedback path to improve dynamic performance.

Figure 51. Output Amplifier in Unity Gain with Amplifier Input Bias Current Compensation