## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

Programmable output peak-to-peak excitation voltage to a maximum frequency of $100 \mathbf{k H z}$
Programmable frequency sweep capability with serial $I^{2} C$ interface
Frequency resolution of 27 bits ( $<0.1 \mathrm{~Hz}$ )
Impedance measurement range from $1 \mathrm{k} \Omega$ to $10 \mathrm{M} \Omega$
Capable of measuring $100 \Omega$ to $\mathbf{1 k \Omega}$ with additional circuitry
Phase measurement capability
System accuracy of 0.5\%
2.7 V to 5.5 V power supply operation

Temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
16-lead SSOP package

## APPLICATIONS

Electrochemical analysis
Bioelectrical impedance analysis
Impedance spectroscopy
Complex impedance measurement
Corrosion monitoring and protection equipment
Biomedical and automotive sensors
Proximity sensing
Nondestructive testing
Material property analysis
Fuel/battery cell condition monitoring

## GENERAL DESCRIPTION

The AD5934 is a high precision impedance converter system solution that combines an on-board frequency generator with a 12-bit, 250 kSPS, analog-to-digital converter (ADC). The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and a discrete Fourier transform (DFT) is processed by an on-board DSP engine. The DFT algorithm returns a real (R) and imaginary (I) data-word at each output frequency.
Once calibrated, the magnitude of the impedance and relative phase of the impedance at each frequency point along the sweep is easily calculated using the following two equations:

$$
\begin{aligned}
& \text { Magnitude }=\sqrt{R^{2}+I^{2}} \\
& \text { Phase }=\tan ^{-1}(I / R)
\end{aligned}
$$

A similar device, available from Analog Devices, Inc., is the AD5933, which is a 2.7 V to $5.5 \mathrm{~V}, 1 \mathrm{MSPS}, 12$-bit impedance converter, with an internal temperature sensor, available in a 16-lead SSOP.


Figure 1.
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- AD5933 Evaluation Board


## DOCUMENTATION

## Application Notes

- AN-1053: AD5933 Evaluation Board Example Measurement
- AN-1252: How to Configure the AD5933/AD5934
- AN-1389: Recommended Rework Procedure for the Lead Frame Chip Scale Package (LFCSP)
- AN-237: Choosing DACs for Direct Digital Synthesis
- AN-280: Mixed Signal Circuit Technologies
- AN-342: Analog Signal-Handling for High Speed and Accuracy
- AN-345: Grounding for Low-and-High-Frequency Circuits
- AN-419: A Discrete, Low Phase Noise, 125 MHz Crystal Oscillator for the AD9850
- AN-423: Amplitude Modulation of the AD9850 Direct Digital Synthesizer
- AN-543: High Quality, All-Digital RF Frequency Modulation Generation with the ADSP-2181 and the AD9850 DDS
- AN-557: An Experimenter's Project:
- AN-587: Synchronizing Multiple AD9850/AD9851 DDSBased Synthesizers
- AN-605: Synchronizing Multiple AD9852 DDS-Based Synthesizers
- AN-621: Programming the AD9832/AD9835
- AN-632: Provisionary Data Rates Using the AD9951 DDS as an Agile Reference Clock for the ADN2812 ContinuousRate CDR
- AN-769: Generating Multiple Clock Outputs from the AD9540
- AN-772: A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)
- AN-823: Direct Digital Synthesizers in Clocking Applications Time
- AN-837: DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance
- AN-851: A WiMax Double Downconversion IF Sampling Receiver Design
- AN-927: Determining if a Spur is Related to the DDS/DAC or to Some Other Source (For Example, Switching Supplies)
- AN-939: Super-Nyquist Operation of the AD9912 Yields a High RF Output Signal
- AN-953: Direct Digital Synthesis (DDS) with a Programmable Modulus


## Data Sheet

- AD5934: 250KSPS, 12-Bit Impedance Converter, Network Analyzer Data Sheet


## Product Highlight

- Impedance-to-Digital Converters-Compact and Easy to Use
- Introducing Digital Up/Down Converters: VersaCOMM ${ }^{\text {™ }}$ Reconfigurable Digital Converters


## SOFTWARE AND SYSTEMS REQUIREMENTS

- AD5933 IIO Impedance Converter and Network Analyzer Linux Driver
- AD5934 Evaluation Software


## REFERENCE DESIGNS

- CN0217


## REFERENCE MATERIALS

## Technical Articles

- 400-MSample DDSs Run On Only +1.8 VDC
- ADI Buys Korean Mobile TV Chip Maker
- Basics of Designing a Digital Radio Receiver (Radio 101)
- DDS Applications
- DDS Circuit Generates Precise PWM Waveforms
- DDS Design
- DDS Device Produces Sawtooth Waveform
- DDS Device Provides Amplitude Modulation
- DDS IC Initiates Synchronized Signals
- DDS IC Plus Frequency-To-Voltage Converter Make LowCost DAC
- DDS Simplifies Polar Modulation
- Digital Potentiometers Vary Amplitude In DDS Devices
- Digital Up/Down Converters: VersaCOMM ${ }^{\text {TM }}$ White Paper
- Digital Waveform Generator Provides Flexible Frequency Tuning for Sensor Measurement
- Improved DDS Devices Enable Advanced Comm Systems
- Integrated DDS Chip Takes Steps To 2.7 GHz
- Simple Circuit Controls Stepper Motors
- Speedy A/Ds Demand Stable Clocks
- Synchronized Synthesizers Aid Multichannel Systems
- The Year of the Waveform Generator
- Two DDS ICs Implement Amplitude-shift Keying
- Video Portables and Cameras Get HDMI Outputs


## DESIGN RESOURCES

- AD5934 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all AD5934 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## TABLE OF CONTENTS

Features .....  1
Applications. .....
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 3
Specifications ..... 4
$I^{2} \mathrm{C}$ Serial Interface Timing Characteristics .....  6
Absolute Maximum Ratings ..... 7
ESD Caution ..... 7
Pin Configuration and Function Descriptions ..... 8
Typical Performance Characteristics ..... 9
Terminology ..... 11
System Description. ..... 12
Transmit Stage ..... 13
Frequency Sweep Command Sequence ..... 14
Receive Stage ..... 14
DFT Operation ..... 14
Impedance Calculation ..... 15
Magnitude Calculation ..... 15
Gain Factor Calculation ..... 15
Impedance Calculation Using Gain Factor ..... 15
Gain Factor Variation with Frequency ..... 15
2-Point Calibration ..... 16
2-Point Gain Factor Calculation ..... 16
Gain Factor Setup Configuration ..... 16
Gain Factor Recalculation ..... 16
Gain Factor Temperature Variation ..... 17
Impedance Error. ..... 17
Measuring the Phase Across an Impedance ..... 17
Performing a Frequency Sweep ..... 19
Register Map ..... 20
Control Register (Register Address 0x80, Register Address 0x81) ..... 20
Start Frequency Register (Register Address 0x82, Register Address 0x83, Register Address 0x84) ..... 21
Frequency Increment Register (Register Address 0x85, Register Address 0x86, Register Address 0x87) ..... 21
Number of Increments Register (Register Address 0x88, Register Address 0x89) ..... 22
Number of Settling Time Cycles Register (Register Address 0x8A, Register Address 0x8B) ..... 22
Status Register (Register Address 0x8F) ..... 22
Real and Imaginary Data Registers (16 Bits-Register Address 0x94, Register Address 0x95, Register Address 0x96, Register Address 0x97) ..... 23
Serial Bus Interface ..... 24
General I ${ }^{2} \mathrm{C}$ Timing ..... 24
Writing/Reading to the AD5934. ..... 25
Block Write ..... 25
Read Operations ..... 26
Typical Applications ..... 27
Measuring Small Impedances ..... 27
Biomedical: Noninvasive Blood impedance Measurement ..... 28
Sensor/Complex Impedance Measurement ..... 29
Electro-Impedance Spectroscopy ..... 29
Layout and Configuration ..... 30
Power Supply Bypassing and Grounding ..... 30
Outline Dimensions ..... 31
Ordering Guide ..... 31

## REVISION HISTORY

7/12-Rev. B to Rev. C
Changes to Pin 10, Description Column, Table 4 and Pin 11,Description Column, Table 4. 8
Changes to Table 6 ..... 18
Deleted Choosing a Reference for the AD5934 and Table 17;
Renumbered Sequentially ..... 30
2/12—Rev. A to Rev. BDeleted Evaluation BoardUniversal
Changes to Impedance Error Section ..... 17
5/8-Rev. 0 to Rev. A
Changes to Layout ..... Universal
Changes to Features Section, General Description Section, and
Figure 1 .....  1
Deleted Table 1; Renumbered Sequentially ..... 1
Changes to Table 1 .....  .4
Changes to Table 2 .....  6
Changes to Figure 3 and Table 4 .....  8
Changes to System Description Section and Figure 14 ..... 12
Changes to Figure 16 ..... 13
Changes to Frequency Sweep Command Sequence Section andReceive Stage Section14
Changes to Gain Factor Calculation Section and ImpedanceCalculation Using Gain Factor Section15
Changes to Figure 20 ..... 16
Changes to Impedance Error Section ..... 17
Added Measuring the Phase Across an Impedance Section ..... 19
Added Figure 28 and Figure 29; Renumbered Sequentially.. ..... 20
Added Table 6; Renumbered Sequentially ..... 20
Deleted Table 8 ..... 19
Deleted Table 10 and Table 11 ..... 20
Changes to Table 9 ..... 22
Deleted Table 14, Table 16, and Table 17 ..... 22
Changes to Status Register (Register Address 0x8F) Section ..... 24
Added Measuring Small Impedances Section, Figure 37, andTable 1629
Changes to Table 17 ..... 32
Added Evaluation Board Section ..... 34
Added Figure 40 ..... 35
Added Figure 41 ..... 36
Added Figure 42 ..... 37
Added Figure 43 ..... 38
Added Table 18 ..... 39
Changes to Ordering Guide ..... 40
6/05—Revision 0: Initial Version

## SPECIFICATIONS

VDD = 3.3 V, MCLK = $16.776 \mathrm{MHz}, 2 \mathrm{~V}$ p-p output excitation voltage @ $30 \mathrm{kHz}, 200 \mathrm{k} \Omega$ connected between Pin 5 and Pin 6; feedback resistor $=200 \mathrm{k} \Omega$ connected between Pin 4 and Pin $5 ;$ PGA gain $=\times 1$, unless otherwise noted.

Table 1.

| Parameter | Y Version ${ }^{1}$ |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |  |  |
| SYSTEM |  |  |  |  |  |
| Impedance Range | 1 k |  | 10 M | $\Omega$ | $100 \Omega$ to $1 \mathrm{k} \Omega$ requires extra buffer circuitry, see Measuring Small Impedances section |
| Total System Accuracy |  | 0.5 |  | $\%$ | 2 V -p output excitation voltage at 30 kHz , $200 \mathrm{k} \Omega$ connected between Pin 5 and $\operatorname{Pin} 6$ |
| System Impedance Error Drift |  | 30 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |  |
| TRANSMIT STAGE |  |  |  |  |  |
| Output Frequency Range ${ }^{2}$ | 1 |  | 100 | kHz |  |
| Output Frequency Resolution |  | 0.1 |  | Hz | $<0.1 \mathrm{~Hz}$ resolution achievable using direct digital synthesis (DDS) techniques |
| MCLK Frequency |  |  | 16.776 | MHz | Maximum system clock frequency |
| TRANSMIT OUTPUT VOLTAGE |  |  |  |  |  |
| Range 1 |  |  |  |  |  |
| AC Output Excitation Voltage ${ }^{3}$ |  | 1.98 |  | V p-p | Refer to Figure 4 for output voltage distribution |
| DC Bias ${ }^{4}$ |  | 1.48 |  | V | DC bias of the ac excitation signal; see Figure 5 |
| DC Output Impedance |  | 200 |  | $\Omega$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Short-Circuit Current to Ground at VOUT |  | $\pm 5.8$ |  | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Range 2 |  |  |  |  |  |
| AC Output Excitation Voltage ${ }^{3}$ |  | 0.97 |  | $V \mathrm{p}$-p | See Figure 6 |
| DC Bias ${ }^{4}$ |  | 0.76 |  | V | DC bias of output excitation signal; see Figure 7 |
| DC Output Impedance |  | 2.4 |  | $\mathrm{k} \Omega$ |  |
| Short-Circuit Current to Ground at VOUT |  | $\pm 0.25$ |  | mA |  |
| Range 3 |  |  |  |  |  |
| AC Output Excitation Voltage ${ }^{3}$ |  | 0.383 |  | Vp-p | See Figure 8 |
| DC Bias ${ }^{4}$ |  | 0.31 |  | V | DC bias of output excitation signal; see Figure 9 |
| DC Output Impedance |  | 1 |  | $\mathrm{k} \Omega$ |  |
| Short-Circuit Current to Ground at VOUT |  | $\pm 0.20$ |  | mA |  |
| Range 4 |  |  |  |  |  |
| AC Output Excitation Voltage ${ }^{3}$ |  | 0.198 |  | $\checkmark \mathrm{p}$-p | See Figure 10 |
| DC Bias ${ }^{4}$ |  | 0.173 |  | V | DC bias of output excitation signal; see Figure 11 |
| DC Output Impedance |  | 600 |  | $\Omega$ |  |
| Short-Circuit Current to Ground at VOUT |  | $\pm 0.15$ |  | mA |  |
| SYSTEM AC CHARACTERISTICS |  |  |  |  |  |
| Signal-to-Noise Ratio |  | 60 |  | dB |  |
| Total Harmonic Distortion |  | -52 |  | dB |  |
| Spurious-Free Dynamic Range |  |  |  |  |  |
| Wide Band ( 0 MHz to 1 MHz ) |  | -56 |  | dB |  |
| Narrow Band ( $\pm 5 \mathrm{kHz}$ ) |  | -85 |  | dB |  |


${ }^{1}$ Temperature range for Y version $=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, typical at $+25^{\circ} \mathrm{C}$.
${ }^{2}$ The lower limit of the output excitation frequency can be lowered by scaling the clock supplied to the AD5934.
${ }^{3}$ The peak-to-peak value of the ac output excitation voltage scales with supply voltage according to the following formula. VDD is the supply voltage. Output Excitation Voltage (V p-p) $=[2 / 3.3] \times$ VDD
${ }^{4}$ The dc bias value of the output excitation voltage scales with supply voltage according to the following formula. VDD is the supply voltage. Output Excitation Voltage $(\mathrm{V} p-\mathrm{p})=[2 / 3.3] \times$ VDD
${ }^{5}$ Guaranteed by design or characterization, not production tested. Input capacitance at the VOUT pin is equal to pin capacitance divided by open-loop gain of current-to-voltage amplifier.
${ }^{6}$ The accumulation of the currents into Pin 8, Pin 15, and Pin 16.

## $I^{2}$ C SERIAL INTERFACE TIMING CHARACTERISTICS

$\mathrm{VDD}=2.7 \mathrm{~V}$ to 5.5 V ; all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted (see Figure 2).
Table 2.

| Parameter ${ }^{1}$ | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | 400 | kHz max | SCL clock frequency |
| $\mathrm{t}_{1}$ | 2.5 | $\mu \mathrm{s}$ min | SCL cycle time |
| $\mathrm{t}_{2}$ | 0.6 | $\mu \mathrm{s}$ min | $\mathrm{t}_{\text {HIGH, }}$ SCL high time |
| $\mathrm{t}_{3}$ | 1.3 | $\mu s$ min | $\mathrm{t}_{\text {Low, }}$ SCL low time |
| $\mathrm{t}_{4}$ | 0.6 | $\mu s$ min | $\mathrm{t}_{\mathrm{HD}, \mathrm{STA}}$ start/repeated start condition hold time |
| $\mathrm{t}_{5}$ | 100 | $n s$ min | $\mathrm{t}_{\text {SU, DAT }}$, data setup time |
| $\mathrm{t}_{6}{ }^{2}$ | 0.9 | $\mu \mathrm{s}$ max | $\mathrm{t}_{\mathrm{HD}, \mathrm{DAT}}$, data hold time |
|  | 0 | $\mu s$ min | $\mathrm{t}_{\mathrm{HD}, \mathrm{DAT}}$ data hold time |
| $\mathrm{t}_{7}$ | 0.6 | $\mu s$ min | $\mathrm{t}_{\text {Su, STA }}$, setup time for repeated start |
| $\mathrm{t}_{8}$ | 0.6 | $\mu \mathrm{s}$ min | $\mathrm{t}_{\mathrm{SU}, \mathrm{STO}}$, stop condition setup time |
| $\mathrm{t}_{9}$ | 1.3 | $\mu \mathrm{s}$ min | $\mathrm{t}_{\text {BuF, }}$, bus free time between a stop and a start condition |
| $\mathrm{t}_{10}$ | 300 | ns max | $\mathrm{t}_{\mathrm{R}^{\prime}}$, rise time of SDA when transmitting |
|  | 0 | $n s$ min | $t_{R}$, rise time of SCL and SDA when receiving (CMOS compatible) |
| $t_{11}$ | 300 | ns max | $\mathrm{t}_{\mathrm{F}}$, fall time of SCL and SDA when transmitting |
|  | 0 | ns min | $\mathrm{t}_{\mathrm{F}}$, fall time of SDA when receiving (CMOS compatible) |
|  | 250 | ns max | $\mathrm{t}_{\mathrm{f}}$, fall time of SDA when receiving |
|  | $20+0.1 C_{b}{ }^{3}$ | $n s$ min | $\mathrm{t}_{\mathrm{F}}$, fall time of SCL and SDA when transmitting |
| $C_{b}$ | 400 | pF max | Capacitive load for each bus line |

${ }^{1}$ Guaranteed by design and characterization, not production tested.
${ }^{2}$ A master device must provide a hold time of at least 300 ns for the SDA signal (referred to $V_{\text {IHMIN }}$ of the SCL signal) to bridge the undefined falling edge of SCL.
${ }^{3} C_{b}$ is the total capacitance of one bus line in pF . Note that $t_{R}$ and $t_{F}$ are measured between 0.3 VDD and 0.7 VDD.

SDA

START CONDITION


REPEATED STOP
REPEATED
START
CONDITION

CONDITION

Figure 2. ${ }^{2}$ C Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :--- | :--- |
| DVDD to GND | -0.3 V to +7.0 V |
| AVDD1 to GND | -0.3 V to +7.0 V |
| AVDD2 to GND | -0.3 V to +7.0 V |
| SDA/SCL to GND | -0.3 V to VDD +0.3 V |
| VOUT to GND | -0.3 V to VDD +0.3 V |
| VIN to GND | -0.3 V to VDD +0.3 V |
| MCLK to GND | -0.3 V to VDD +0.3 V |
| Operating Temperatures |  |
| $\quad$ Extended Industrial Range (Y Grade) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\quad$ Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| $\quad$ Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| SSOP Package, Thermal Impedance |  |
| $\theta_{\mathrm{JA}}$ | $139^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JC}}$ | $136^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering (Pb-Free) |  |
| Peak Temperature | $260^{\circ} \mathrm{C}$ |
| Time at Peak Temperature | 10 sec to 40 sec |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES:

1. IT IS RECOMMENDED TO TIE ALL SUPPLY CONNECTIONS (PIN 9, PIN 10, AND PIN 11) AND RUN FROM A SINGLE SUPPLY BETWEEN 2.7V AND 5.5V.
2. IT IS ALSO RECOMMENDED TO
3. IT IS ALSO RECOMMENDED TO
CONNECT ALL GROUND SIGNALS TOGETHER (PIN 12, PIN 13, AND PIN 14).

Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 to 3,7 | NC | No Connect. Do not connect to this pin. |
| 4 | RFB | External Feedback Resistor. Connect from Pin 4 to Pin 5. This pin sets the gain of the current-to-voltage amplifier <br> on the receive side. <br> Input to Receive Transimpedance Amplifier. VIN presents a virtual earth voltage of VDD/2. <br> 5 |
| 6 | VIN | VOUT |
| 8 | Excitation Voltage Signal Output. |  |
| 9 | DVDD | The master clock for the system is supplied by the user. |
| 10 | Digital Supply Voltage. |  |
| 11 | AVDD1 | Analog Supply Voltage 1. Used for powering the analog core. |
| 12 | DGND | Analog Supply Voltage 2. Used for internal references. |
| 13 | AGND1 | Digital Ground. |
| Analog Ground 1. |  |  |
| 14 | AGND2 | Analog Ground 2. |
| 15 | SDA | $I^{2} C^{\circledR}$ Data Input. |
| 16 | SCL | $I^{2} C$ Clock Input. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Range 1 Output Excitation Voltage Distribution, VDD $=3.3 \mathrm{~V}$


Figure 5. Range 1 DC Bias Distribution, VDD $=3.3 \mathrm{~V}$


Figure 6. Range 2 Output Excitation Voltage Distribution, VDD $=3.3 \mathrm{~V}$


Figure 7. Range 2 DC Bias Distribution, $V D D=3.3 \mathrm{~V}$


Figure 8. Range 3 Output Excitation Voltage Distribution, VDD $=3.3 \mathrm{~V}$


Figure 9. Range 3 DC Bias Distribution, VDD $=3.3 \mathrm{~V}$


Figure 10. Range 4 Output Excitation Voltage Distribution, VDD $=3.3 \mathrm{~V}$


Figure 11. Range 4 DC Bias Distribution, $V D D=3.3 \mathrm{~V}$


Figure 12. Typical Supply Current (IDD) vs. MCLK Frequency


Figure 13. Typical Phase Error

## Data Sheet

## TERMINOLOGY

Total System Accuracy
The AD5934 can accurately measure a range of impedance values to less than $0.5 \%$ of the correct impedance value for supply voltages between 2.7 V to 5.5 V .

## Spurious-Free Dynamic Range (SFDR)

Along with the frequency of interest, harmonics of the fundamental frequency and images of these frequencies are present at the output of a DDS device. The spurious-free dynamic range refers to the largest spur or harmonic present in the band of interest. The wideband SFDR gives the magnitude of the largest harmonic or spur relative to the magnitude of the fundamental frequency in the 0 Hz to Nyquist bandwidth. The narrow-band SFDR gives the attenuation of the largest spur or harmonic in a bandwidth of $\pm 200 \mathrm{kHz}$, about the fundamental frequency.

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency. The value for SNR is expressed in decibels.

## Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental, where V 1 is the rms amplitude of the fundamental, and $\mathrm{V} 2, \mathrm{~V} 3$, V4, V5, and V6 are the rms amplitudes of the second through the sixth harmonics. THD is defined as

$$
T H D(\mathrm{~dB})=20 \log \frac{\sqrt{V 2^{2}+V 3^{2}+V 4^{2}+V 5^{2}+V 6^{2}}}{V 1}
$$

## AD5934

## SYSTEM DESCRIPTION



Figure 14. Block Overview

The AD5934 is a high precision, impedance converter system solution that combines an on-board frequency generator with a 12-bit, 250 kSPS ADC. The frequency generator allows an external complex impedance to be excited with a known frequency. The response signal from the impedance is sampled by the on-board ADC and DFT processed by an on-board DSP engine. The DFT algorithm returns both a real (R) and imaginary (I) data-word at each frequency point along the sweep. The impedance magnitude and phase is easily calculated using the following equations:

$$
\begin{aligned}
& \text { Magnitude }=\sqrt{R^{2}+I^{2}} \\
& \text { Phase }=\tan ^{-1}(I / R)
\end{aligned}
$$

To characterize an impedance profile $Z(\omega)$, generally a frequency sweep is required such as that shown in Figure 15.


Figure 15. Impedance vs. Frequency Profile

The AD5934 permits the user to perform a frequency sweep with a user-defined start frequency, frequency resolution, and number of points in the sweep. In addition, the device allows the user to program the peak-to-peak value of the output sinusoidal signal as an excitation to the external unknown impedance connected between the VOUT and VIN pins.
Table 5 gives the four possible output peak-to-peak voltages and the corresponding dc bias levels for each range for 3.3 V . These values are ratiometric with VDD. So for a 5 V supply:

Output Excitation Voltage for Range $1=1.98 \times \frac{5.0}{3.3}=3 \mathrm{~V} p-\mathrm{p}$
Output DC Bias Voltage for Range $1=1.48 \times \frac{5.0}{3.3}=2.24 \mathrm{~V} \mathrm{p}-\mathrm{p}$
Table 5. Voltage Levels Respective Bias Levels for 3.3 V

| Range <br> No. | Output Excitation <br> Voltage Amplitude | Output DC Bias Level |
| :--- | :--- | :--- |
| 1 | $1.98 \mathrm{~V} \mathrm{p-p}$ | 1.48 V |
| 2 | $0.99 \mathrm{Vp}-\mathrm{p}$ | 0.74 V |
| 3 | 383 mV p-p | 0.31 V |
| 4 | 198 mV p-p | 0.179 V |

The excitation signal for the transmit stage is provided on-chip using DDS techniques that permit subhertz resolution. The receive stage receives the input signal current from the unknown impedance, performs signal processing, and digitizes the result. The clock for the DDS is generated from an external reference clock that is provided by the user at MCLK.

## TRANSMIT STAGE

As shown in Figure 16, the transmit stage of the AD5934 is made up of a 27-bit phase accumulator DDS core that provides the output excitation signal at a particular frequency. The input to the phase accumulator is taken from the contents of the start frequency register (see Register Address 0x82, Register Address 0x83, and Register Address 0x84). Although the phase accumulator offers 27 bits of resolution, the start frequency register has the three most significant bits (MSBs) set to 0 internally; therefore, the user has the ability to program only the lower 24 bits of the start frequency register.


The AD5934 offers a frequency resolution programmable by the user down to 0.1 Hz . The frequency resolution is programmed via a 24 -bit word loaded serially over the $\mathrm{I}^{2} \mathrm{C}$ interface to the frequency increment register.
The frequency sweep is fully described by the programming of three parameters: the start frequency, the frequency increment, and the number of increments.

## Start Frequency

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x82, Register Address 0x83, and Register Address 0x84 (see the Register Map section). The required code loaded to the start frequency register is the result of the formula shown in Equation 1, based on the master clock frequency and the required start frequency output from the DDS.

Start Frequency Code $=$

$$
\begin{equation*}
\left(\frac{\text { Required Output Start Frequency }}{\frac{M C L K}{16}}\right) \times 2^{27} \tag{1}
\end{equation*}
$$

For example, if the user requires the sweep to begin at 30 kHz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

$$
\text { Start Frequency Code }=\left(\frac{30 \mathrm{kHz}}{\left(\frac{16 \mathrm{MHz}}{16}\right)}\right) \times 2^{27}=0 \times 3 \mathrm{D} 70 \mathrm{~A} 3
$$

The user programs the value of $0 \times 3 \mathrm{D}$ to Register Address $0 \times 82$, the value $0 x 70$ to Register Address $0 x 83$, and the value $0 x A 3$ to Register Address 0x84.

## Frequency Increment

This is a 24-bit word that is programmed to the on-board RAM at Register Address 0x85, Register Address 0x86, and Register Address 0x87 (see the Register Map section). The required code loaded to the frequency increment register is the result of the formula shown in Equation 2, based on the master clock frequency and the required increment frequency output from the DDS.

## Frequency Increment Code $=$

$$
\begin{equation*}
\left(\frac{\text { Required Frequency Increment }}{\frac{M C L K}{16}}\right) \times 2^{27} \tag{2}
\end{equation*}
$$

For example, if the user requires the sweep to have a resolution of 10 Hz and has a 16 MHz clock signal connected to MCLK, the code that needs to be programmed is given by

$$
\begin{aligned}
& \text { Frequency Increment Code }= \\
& \left(\frac{10 \mathrm{~Hz}}{\left(\frac{16 \mathrm{MHz}}{16}\right)}\right) \equiv 0 \times 00053 \mathrm{E}
\end{aligned}
$$

The user programs the value $0 \times 00$ to Register Address $0 \times 85$, the value $0 \times 05$ to Register Address $0 \times 86$, and the value $0 \times 3 \mathrm{E}$ to Register Address 0x87.

## Number of Increments

This is a 9-bit word that represents the number of frequency points in the sweep. The number is programmed to the on-board RAM at Register Address 0x88 and Register Address 0x89 (see the Register Map section). The maximum number of points that can be programmed is 511 .
For example, if the sweep needs 150 points, the user programs the value $0 \times 00$ to Register Address $0 \times 88$ and the value $0 \times 96$ to Register Address 0x89.

Once the three parameter values are programmed, the sweep is initiated by issuing a start frequency sweep command to the control register at Register Address 0x80 and Register Address 0x81 (see the Register Map section). Bit D2 in the status register (Register Address 0 x 8 F ) indicates the completion of the frequency measurement for each sweep point. Incrementing to the next frequency sweep point is under the control of the user. The measured result is stored in the two register groups that follow: 0x94, 0x95 (real data) and 0x96, 0x97 (imaginary data) that should be read before issuing an increment frequency command to the control register to move to the next sweep point. There is the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This has the benefit of allowing the user to average successive readings. When the frequency sweep has completed all frequency points, Bit D3 in the status register is set, indicating the completion of the sweep. Once this bit is set, further increments are disabled.

## FREQUENCY SWEEP COMMAND SEQUENCE

The following sequence must be followed to implement a frequency sweep:

1. Enter standby mode. Prior to issuing a start frequency sweep command, the device must be placed in standby mode by issuing an enter standby mode command to the control register (Register Address 0x80 and Register Address 0x81). In this mode, the VOUT and VIN pins are connected internally to ground so there is no dc bias across the external impedance or between the impedance and ground.
2. Enter initialize mode. In general, high $Q$ complex circuits require a long time to reach steady state. To facilitate the measurement of such impedances, this mode allows the user full control of the settling time requirement before entering start frequency sweep mode where the impedance measurement takes place.
An initialize with start frequency command to the control register enters initialize mode. In this mode, the impedance is excited with the programmed start frequency but no measurement takes place. The user times out the required settling time before issuing a start frequency sweep command to the control register to enter the start frequency sweep mode.
3. Enter start frequency sweep mode. The user enters this mode by issuing a start frequency sweep command to the control register. In this mode, the ADC starts measuring after the programmed number of settling time cycles elapses. The user can program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before beginning the measurement at each frequency point (see Figure 24).
The DDS output signal is passed through a programmable gain stage to generate the four ranges of peak-to-peak output excitation signals listed in Table 5. The peak-to-peak output excitation voltage is selected by setting Bit D10 and Bit D9 in the control register (see the Control Register section) and is made available at the VOUT pin.

## RECEIVE STAGE

The receive stage comprises a current-to-voltage amplifier, followed by a programmable gain amplifier (PGA), antialiasing filter, and ADC. The receive stage schematic is shown in Figure 17. The unknown impedance is connected between the VOUT and VIN pins. The first stage current-to-voltage amplifier configuration means that a voltage present at the VIN pin is a virtual ground with a dc value set at VDD/2. The signal current that is developed across the unknown impedance flows into the VIN pin and develops a voltage signal at the output of the current-to-voltage converter. The gain of the current-to voltage amplifier is determined by a user-selectable feedback resistor connected between Pin 4 (RFB) and Pin 5 (VIN). It is important for the user to choose a feedback resistance value which, in conjunction with the selected gain of the PGA stage, maintains the signal within the linear range of the ADC ( 0 V to VDD).


Figure 17. Receive Stage
The PGA allows the user to gain the output of the current-tovoltage amplifier by a factor of 5 or 1 depending upon the status of Bit D8 in the control register (see the Register Map section Register Address $0 \times 80$ ). The signal is then low-pass filtered and presented to the input of the 12-bit, 250 kSPS ADC.

The digital data from the ADC is passed directly to the DSP core of the AD5934 that performs a DFT on the sampled data.

## DFT OPERATION

A DFT is calculated for each frequency point in the sweep. The AD5934 DFT algorithm is represented by

$$
X(f)=\sum_{n=0}^{1023}(x(n)(\cos (n)-j \sin (n)))
$$

where:
$X(f)$ is the power in the signal at the Frequency Point $f$.
$x(n)$ is the ADC output.
$\cos (n)$ and $\sin (n)$ are the sampled test vectors provided by the DDS core at the Frequency $f$.
The multiplication is accumulated over 1024 samples for each frequency point. The result is stored in two 16-bit registers representing the real and imaginary components of the result. The data is stored in twos complement format.

## IMPEDANCE CALCULATION

## MAGNITUDE CALCULATION

The first step in the impedance calculation for each frequency point is to calculate the magnitude of the DFT at that point.
The DFT magnitude is given by

$$
\text { Magnitude }=\sqrt{R^{2}+I^{2}}
$$

where:
$R$ is the real number stored at Register Address $0 \times 94$ and Register Address 0x95.
$I$ is the imaginary number stored at Register Address $0 \times 96$ and Register Address 0x97.
For example, assume the results in the real data and imaginary data registers are as follows at a frequency point:

$$
\begin{aligned}
& \text { Real Data Register }=0 \times 038 B=907 \text { decimal } \\
& \text { Imaginary Data Register }=0 \times 0204=516 \text { decimal }
\end{aligned}
$$

$$
\text { Magnitude }=\sqrt{\left(907^{2}+516^{2}\right)}=1043.506
$$

To convert this number into impedance, it must be multiplied by a scaling factor called the gain factor. The gain factor is calculated during the calibration of the system with a known impedance connected between the VOUT and VIN pins.
Once the gain factor is calculated, it can be used in the calculation of any unknown impedance between the VOUT and VIN pins.

## GAIN FACTOR CALCULATION

An example of a gain factor calculation follows, with these assumptions:

Output excitation voltage $=2 \mathrm{~V}$ p-p
Calibration impedance value, $\mathrm{Z}_{\text {CALIBRAtion }}=200 \mathrm{k} \Omega$
PGA gain $=\times 1$
Current-to-voltage amplifier gain resistor $=200 \mathrm{k} \Omega$
Calibration frequency $=30 \mathrm{kHz}$
The typical contents of the real data and imaginary data registers after a frequency point conversion would then be

Real Data Register $=0 \times \mathrm{xF064}=-3996$ decimal
Imaginary Data Register $=0 \times 227 \mathrm{E}=+8830$ decimal
Magnitude $=\sqrt{(-3996)^{2}+(8830)^{2}}=9692.106$

## Gain Factor $=$

$\left(\frac{\text { Admittance }}{\text { Code }}\right)=\frac{\left(\frac{1}{\text { Impedance }}\right)}{\text { Magnitude }}$
Gain Factor $=\left(\frac{\frac{1}{200 \mathrm{k} \Omega}}{9692.106}\right)=515.819 \times 10^{-12}$

## IMPEDANCE CALCULATION USING GAIN FACTOR

The next example illustrates how the calculated gain factor derived previously is used to measure an unknown impedance. For this example, assume that the unknown impedance is $510 \mathrm{k} \Omega$.
After measuring the unknown impedance at a frequency of 30 kHz , assume that the real data and imaginary data registers contain the following data:

$$
\begin{aligned}
& \text { Real Data Register }=0 \times \mathrm{xFA} 3 \mathrm{~F}=-1473 \text { decimal } \\
& \text { Imaginary Data Register }=0 \times 0 \mathrm{DB} 3=+3507 \text { decimal }
\end{aligned}
$$

$$
\text { Magnitude }=\sqrt{\left((-1473)^{2}+(3507)^{2}\right)}=3802.863
$$

The measured impedance at the frequency point is then given by

$$
\begin{aligned}
& \text { Impedance }=\frac{1}{\text { Gain Factor } \times \text { Magnitude }} \\
& =\frac{1}{515.819273 \times 10^{-12} \times 3802.863} \Omega=509.791 \mathrm{k} \Omega
\end{aligned}
$$

## GAIN FACTOR VARIATION WITH FREQUENCY

Because the AD5934 has a finite frequency response, the gain factor also shows a variation with frequency. This variation in gain factor results in an error in the impedance calculation over a frequency range. Figure 18 shows an impedance profile based on a single-point gain factor calculation. To minimize this error, the frequency sweep should be limited to as small a frequency range as possible.


Figure 18. Impedance Profile Using a Single-Point Gain Factor Calculation

## 2-POINT CALIBRATION

Alternatively, it is possible to minimize this error by assuming that the frequency variation is linear and adjusting the gain factor with a 2 -point calibration. Figure 19 shows an impedance profile based on a 2-point gain factor calculation.


Figure 19. Impedance Profile Using a 2-Point Gain Factor Calculation

## 2-POINT GAIN FACTOR CALCULATION

This is an example of a 2-point gain factor calculation assuming the following:

Output excitation voltage $=2 \mathrm{~V}$ p-p
Calibration impedance value, $\mathrm{Z}_{\mathrm{UNKNOWN}}=100.0 \mathrm{k} \Omega$
PGA gain $=\times 1$
Supply voltage $=3.3 \mathrm{~V}$
Current-to-voltage amplifier gain resistor $=100 \mathrm{k} \Omega$
Calibration frequencies $=55 \mathrm{kHz}$ and 65 kHz
Typical values of the gain factor calculated at the two calibration frequencies read

Gain factor calculated at 55 kHz is $1.031224 \times 10^{-9}$.
Gain factor calculated at 65 kHz is $1.035682 \times 10^{-9}$.
Difference in gain factor ( $\Delta \mathrm{GF}$ ) is
$1.035682 \times 10^{-9}-1.031224 \times 10^{-9}=4.458000 \times 10^{-12}$.
Frequency span of sweep $(\Delta \mathrm{F})$ is 10 kHz .
Therefore, the gain factor required at 60 kHz is given by

$$
\left(\frac{4.458000 \mathrm{E}-12}{10 \mathrm{kHz}} \times 5 \mathrm{kHz}\right)+1.031224 \times 10^{-9}
$$

The required gain factor is $1.033453 \times 10^{-9}$.
The impedance is calculated as previously described in the Impedance Calculation section.

## GAIN FACTOR SETUP CONFIGURATION

When calculating the gain factor, it is important that the receive stage is operating in its linear region. This requires careful selection of the excitation signal range, current-to-voltage gain resistor and PGA gain. The gain through the system shown in Figure 20 is given by


For this example, assume the following system settings:

$$
\begin{aligned}
& \mathrm{VDD}=3.3 \mathrm{~V} \\
& \text { Gain setting resistor }=200 \mathrm{k} \Omega \\
& \mathrm{Z}_{\text {UNKNown }}=200 \mathrm{k} \Omega \\
& \text { PGA setting }=\times 1
\end{aligned}
$$

The peak-to-peak voltage presented to the ADC input is 2 V p-p. However, had the user chosen a PGA gain of $\times 5$, the voltage would saturate the ADC.

## GAIN FACTOR RECALCULATION

The gain factor must be recalculated for a change in any of the following parameters:

- Current-to-voltage gain setting resistor
- Output excitation voltage
- PGA gain


## GAIN FACTOR TEMPERATURE VARIATION

The typical impedance error variation with temperature is in the order of $30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Figure 21 shows an impedance profile with a variation in temperature for $100 \mathrm{k} \Omega$ impedance using a 2-point gain factor calibration.


Figure 21. Impedance Profile Variation with Temperature Using a 2-Point Gain Factor Calibration

## IMPEDANCE ERROR

Refer to Circuit Note CN-0217 on the AD5933 product page, which highlights a method to improve accuracy. The EVALAD5933EBZ board can be used to evaluate the AD5934 performance.

## MEASURING THE PHASE ACROSS AN IMPEDANCE

The AD5934 returns a complex output code made up of a separate real and imaginary components. The real component is stored at Register Address 0x94 and Register Address 0x95, and the imaginary component is stored at Register Address 0x96 and Register Address 0 x 97 after each sweep measurement. These correspond to the real and imaginary components of the DFT and not the resistive and reactive components of the impedance under test.

For example, it is a common misconception to assume that if a user was analyzing a series RC circuit that the real value stored in Register Address 0x94 and Register Address 0x95 and the imaginary value stored in Register Address 0x96 and Register Address 0x97 would correspond to the resistance and capacitive reactance, respectfully. However, this is incorrect because the magnitude of the impedance ( $|\mathrm{Z}|$ ) can be calculated by calculating the magnitude of the real and imaginary components of the DFT given by the following formula:

$$
\text { Magnitude }=\sqrt{R^{2}+I^{2}}
$$

After each measurement, multiply it by the calibration term and invert the product. Therefore, the magnitude of the impedance is given by the following formula:

$$
\text { Impedance }=\frac{1}{\text { Gain Factor } \times \text { Magnitude }}
$$

Where the gain factor is given by

$$
\text { Gain Factor }=\left(\frac{\text { Admittance }}{\text { Code }}\right)=\frac{\left(\frac{1}{\text { Impedance }}\right)}{\text { Magnitude }}
$$

The user must calibrate the AD5934 system for a known impedance range to determine the gain factor before any valid measurement can take place. Therefore, the user must know the impedance limits of the complex impedance ( $\mathrm{Z}_{\mathrm{UNKNOWN}}$ ) for the sweep frequency range of interest. The gain factor is simply determined by placing a known impedance between the input/ output of the AD5934 and measuring the resulting magnitude of the code. The AD5934 system gain settings need to be chosen to place the excitation signal in the linear region of the on-board ADC.
Because the AD5934 returns a complex output code made up of real and imaginary components, the user is also able to calculate the phase of the response signal through the signal path of the AD5934. The phase is given by the following formula:

$$
\begin{equation*}
\text { Phase }(\text { rads })=\tan ^{-1}(I / R) \tag{3}
\end{equation*}
$$

The phase measured by Equation 3 accounts for the phase shift introduced to the DDS output signal as it passes through the internal amplifiers on the transmit and receive side of the AD5934, along with the low-pass filter, and also the impedance connected between the VOUT and VIN pins of the AD5934.
The parameters of interest for many users are the magnitude of the impedance $\left(\left|Z_{\mathrm{UNKNOWN}}\right|\right)$ and the impedance phase (ZØ).The measurement of the impedance phase ( $\mathrm{Z} \varnothing$ ) is a 2 -step process.
The first step involves calculating the AD5934 system phase. The AD5934 system phase can be calculated by placing a resistor across the VOUT and VIN pins of the AD5934 and calculating the phase (using Equation 3) after each measurement point in the sweep. By placing a resistor across the VOUT and VIN pins, there is no additional phase lead or lag introduced to the AD5934 signal path, and the resulting phase is due entirely to the internal poles of the AD5934, that is, the system phase. Once the system phase is calibrated using a resistor, the second step involves calculating the phase of any unknown impedance can be calculated by inserting the unknown impedance between the VIN and VOUT terminals of the AD5934 and recalculating the new phase (including the phase due to the impedance) using the same formula. The phase of the unknown impedance (ZØ) is given by

$$
Z \emptyset=(\Phi u n k n o w n-\nabla \text { system })
$$

where:
$\nabla$ system is the phase of the system with a calibration resistor connected between VIN and VOUT.
Фunknown is the phase of the system with the unknown impedance connected between VIN and VOUT.
$Z \emptyset$ is the phase due to the impedance, that is, the impedance phase.

Note that it is possible to calculate the gain factor and to calibrate the system phase using the same real and imaginary component values when a resistor is connected between the VOUT and VIN pins of the AD5934, for example, measuring the impedance phase (ZØ) of a capacitor.
The excitation signal current leads the excitation signal voltage across a capacitor by -90 degrees. Therefore, an approximate -90 degrees phase difference between the system phase responses measured with a resistor and the system phase responses measured with a capacitive impedance exists.
As previously outlined, if the user wants to determine the phase angle of the capacitive impedance (ZØ), the user first must determine the system phase response ( $\nabla$ system ) and subtract this from the phase calculated with the capacitor connected between VOUT and VIN (Фunknown).
Figure 22 shows the AD5934 system phase response calculated using a $220 \mathrm{k} \Omega$ calibration resistor $\left(\mathrm{R}_{\mathrm{FB}}=220 \mathrm{k} \Omega, \mathrm{PGA}=\times 1\right)$ and the repeated phase measurement with a 10 pF capacitive impedance.
One important point to note about the phase formula used to plot Figure 22 is that it uses the arctangent function that returns a phase angle in radians and, therefore, it is necessary to convert from radians to degrees.


Figure 22. System Phase Response vs. Capacitive Phase
The phase difference (that is, $\mathrm{Z} \emptyset$ ) between the phase response of a capacitor and the system phase response using a resistor is the impedance phase of the capacitor $(\mathrm{Z} \emptyset)$ and is shown in Figure 23.
In addition, when using the real and imaginary values to interpret the phase at each measurement point, care should be taken when using the arctangent formula. The arctangent function only returns the correct standard phase angle when the sign of the real and imaginary values are positive, that is, when the coordinates lie in the first quadrant. The standard angle is taken counterclockwise from the positive real x -axis. If the sign of the real component is positive and the sign of the imaginary component is negative, that is, the data lies in the second
quadrant, the arctangent formula returns a negative angle, and it is necessary to add an additional $180^{\circ}$ to calculate the correct standard angle. Likewise, when the real and imaginary components are both negative, that is, when data lies in the third quadrant, the arctangent formula returns a positive angle, and it is necessary to add an additional $180^{\circ}$ to calculate the correct standard phase. When the real component is positive and the imaginary component is negative, that is, the data lies in the fourth quadrant, the arctangent formula returns a negative angle, and it is necessary to add an additional $360^{\circ}$ to calculate the correct standard phase.


Figure 23. Phase Response of a Capacitor
Therefore, the correct standard phase angle is dependent upon the sign of the real and imaginary components, which is summarized in Table 6.

Table 6. Phase Angle

| Real | Imaginary | Quadrant | Phase Angle |
| :--- | :--- | :--- | :--- |
| Positive | Positive | First | $\tan ^{-1}(I / R) \times \frac{180^{\circ}}{\pi}$ |
| Positive | Negative | Second | $180^{\circ}+\left(\tan ^{-1}(I / R) \times \frac{180^{\circ}}{\pi}\right)$ |
| Negative | Negative | Third | $180^{\circ}+\left(\tan ^{-1}(I / R) \times \frac{180^{\circ}}{\pi}\right)$ |
| Negative | Positive | Fourth | $360^{\circ}+\left(\tan ^{-1}(I / R) \times \frac{180^{\circ}}{\pi}\right)$ |

Once the magnitude of the impedance $(|\mathrm{Z}|)$ and the impedance phase angle ( Z , in radians) are correctly calculated, it is possible to determine the magnitude of the real (resistive) and imaginary (reactive) components of the impedance $\left(\mathrm{Z}_{\text {UNKNOWN }}\right)$ by the vector projection of the impedance magnitude onto the real and imaginary impedance axis using the following formulas:

The real component is given by

$$
\left|Z_{R E A L}\right|=|Z| \times \cos (Z \emptyset)
$$

The imaginary component is given by

$$
\left|Z_{I M A G}\right|=|Z| \times \sin (Z \emptyset)
$$

## PERFORMING A FREQUENCY SWEEP



## REGISTER MAP

Table 7.

| Register Name | Register Address | Bits | Function |
| :--- | :--- | :--- | :--- |
| Control | $0 \times 80$ | D15 to D8 | Read/write |
|  | $0 \times 81$ | D7 to D0 | Read/write |
| Start Frequency | $0 \times 82$ | D23 to D16 | Read/write |
|  | $0 \times 83$ | D15 to D8 | Read/write |
|  | $0 \times 84$ | Read/write |  |
| Frequency Increment | $0 \times 85$ | D23 to D16 | Read/write |
|  | $0 \times 86$ | D15 to D8 | Read/write |
|  | $0 \times 87$ | Read/write |  |
| Number of Increments | $0 \times 88$ | D15 to D8 | Read/write |
|  | $0 \times 89$ | D7 to D0 | Read/write |
| Number of Settling Time Cycles | $0 \times 8$ A | D15 to D8 | Read/write |
|  | $0 \times 8$ B | D7 to D0 | Read/write |
| Status | $0 \times 8$ F | D7 to D0 | Read only |
| Real Data | $0 \times 94$ | D15 to D8 | Read only |
|  | $0 \times 95$ | D7 to D0 | Read only |
| Imaginary Data | $0 \times 96$ | D15 to D8 | Read only |
|  | $0 \times 97$ | D7 to D0 | Read only |

## CONTROL REGISTER (REGISTER ADDRESS 0x80, REGISTER ADDRESS 0x81)

The AD5934 contains a 16-bit control register (Register Address 0x80 and Register Address 0x81) that sets the control modes. The default value of the control register upon reset is as follows: D15 to D0 is reset to 0xA000 upon power-up.
The four MSBs of the control register are decoded to provide control functions, such as performing a frequency sweep, powering down the part, and controlling various other functions defined in the control register map.

The user can choose to write only to Register Address 0x80 and to not alter the contents of Register Address 0x81. Note that the control register should not be written to as part of a block write command. The control register also allows the user to program the excitation voltage and set the system clock. A reset command to the control register does not reset any programmed values associated with the sweep (that is, start frequency, number of increments, frequency increment). After a reset command, an initialize with start frequency command must be issued to the control register to restart the frequency sweep sequence (see Figure 24).

Table 8. D10 to D9 Control Register Map

| D10 | D9 | Range No. | Output Voltage Range |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 2.0 V p-p typical |
| 0 | 1 | 3 | 200 mV p-p typical |
| 1 | 0 | 4 | 400 mV p-p typical |
| 1 | 1 | 2 | 1.0 V p-p typical |

Table 9. D11 and D8 to D0 Control Register Map

| Bits | Description |
| :--- | :--- |
| D11 | No operation |
| D8 | PGA gain; $0=\times 5,1=\times 1$ |
| D7 | Reserved; set to 0 |
| D6 | Reserved; set to 0 |
| D5 | Reserved; set to 0 |
| D4 | Reset |
| D3 | External system clock; set to 1 |
|  | Internal system clock; set to 0 |
| D2 | Reserved; set to 0 |
| D1 | Reserved; set to 0 |
| D0 | Reserved; set to 0 |

Table 10. D15 to D12 Control Register Map

| D15 | D14 | D13 | D12 | Description |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | No operation |
| 0 | 0 | 0 | 1 | Initialize with start frequency |
| 0 | 0 | 1 | 0 | Start frequency sweep |
| 0 | 0 | 1 | 1 | Increment frequency |
| 0 | 1 | 0 | 0 | Repeat frequency |
| 1 | 0 | 0 | 0 | No operation |
| 1 | 0 | 0 | 1 | No operation |
| 1 | 0 | 1 | 0 | Power-down mode |
| 1 | 0 | 1 | 1 | Standby mode |
| 1 | 1 | 0 | 0 | No operation |
| 1 | 1 | 0 | 1 | No operation |

## Control Register Decode

## Initialize with Start Frequency

This command enables the DDS to output the programmed start frequency for an indefinite time. Initially, it is used to excite the unknown impedance. When the output unknown impedance has settled after a time determined by the user, the user must initiate a start frequency sweep command to begin the frequency sweep.

## Start Frequency Sweep

In this mode, the ADC starts measuring after the programmed number of settling time cycles has elapsed. The user has the ability to program an integer number of output frequency cycles (settling time cycles) to Register Address 0x8A and Register Address 0x8B before the commencement of the measurement at each frequency point (see Figure 24).

## Increment Frequency

The increment frequency command is used to step to the next frequency point in the sweep. This usually happens after data from the previous step is transferred and verified by the DSP. When the AD5934 receives this command, it waits for the programmed number of settling time cycles before beginning the ADC conversion process.

## Repeat Frequency

There is the facility to repeat the current frequency point measurement by issuing a repeat frequency command to the control register. This command allows users to average successive readings.

## Power-Down Mode

The default state at power-up of the AD5934 is power-down mode. The control register contains the code $1010,0000,0000,0000$ ( $0 x A 000$ ). In this mode, both the output and input pins, VOUT and VIN, are connected internally to GND.

## Standby Mode

This mode powers up the part for general operation. In standby mode, the VIN and VOUT pins are internally connected to GND.

## Reset

A reset command allows the user to interrupt a sweep. The start frequency, number of increments, and frequency increment register contents are not overwritten. An initialize with start frequency command is required to restart the frequency sweep command sequence.

## Output Voltage Range

The output voltage range allows the user to program the excitation voltage range at VOUT.

## PGA Gain

The PGA gain allows the user to amplify the response signal into the ADC by a multiplication factor of $\times 5$ or $\times 1$.

## START FREQUENCY REGISTER (REGISTER ADDRESS 0x82, REGISTER ADDRESS 0x83, REGISTER ADDRESS 0x84)

The start frequency register contains the 24-bit digital representation of the frequency from where the subsequent frequency sweep is initiated. For example, if the user requires the sweep to start from a frequency of 30 kHz using a 16.0 MHz clock, the user must program the value 0x3D to Register Address $0 x 82$, the value $0 x 70$ to Register Address 0x83, and the value 0xA3 to Register Address 0x84. Doing this ensures the output frequency starts at 30 kHz .
The start frequency code is

$$
\begin{aligned}
& \text { Start Frequency Code }= \\
& \left(\frac{30 \mathrm{kHz}}{\left(\frac{16 \mathrm{MHz}}{16}\right)}\right) \times 2^{27} \equiv 0 \times 3 \mathrm{D} 70 \mathrm{~A} 3
\end{aligned}
$$

The default value of the start frequency register upon reset is as follows: D23 to D0 are not reset at power-up. After the reset command, the contents of this register are not reset.

## FREQUENCY INCREMENT REGISTER (REGISTER ADDRESS 0x85, REGISTER ADDRESS 0x86, REGISTER ADDRESS 0x87)

The frequency increment register contains a 24 -bit representation of the frequency increment between consecutive frequency points along the sweep. For example, if the user requires an increment step of 30 Hz using a 16.0 MHz clock, the user must program the value $0 \times 00$ to Register Address $0 \times 85$, the value 0 x 0 F to Register Address 0x86, and the value 0xBA to Register Address 0x87.

The formula for calculating the frequency increment is given by
Frequency Increment Code $=$

$$
\left(\frac{10 \mathrm{~Hz}}{\left(\frac{16 \mathrm{MHz}}{16}\right)}\right) \times 2^{27} \equiv 0 \times 00053 \mathrm{E}
$$

The user programs the value $0 \times 00$ to Register Address $0 \times 85$, the value $0 \times 05$ to Register Address $0 \times 86$, and the value $0 \times 3 \mathrm{E}$ to Register Address 0x87.

The default value of the frequency increment register upon reset is as follows: D23 to D0 are not reset at power-up. After the reset command, the contents of this register are not reset.

## NUMBER OF INCREMENTS REGISTER (REGISTER ADDRESS 0x88, REGISTER ADDRESS 0x89)

The default value of the number of increments register upon reset is as follows: D8 to D0 are not reset at power-up. After a reset command, the contents of this register are not reset.

Table 11. Number of Increments Register

| Reg Addr | Bits | Description | Function | Format |
| :--- | :--- | :--- | :--- | :--- |
| $0 \times 88$ | D15 to D9 | Don't care | Read or <br> write <br> Read or <br> write | Integer <br> number <br> stored <br> in binary <br> format |
| $0 \times 89$ | D7 to D0 | Number of <br> increments <br> increments | Read or <br> write | Integer <br> number <br> stored <br> in binary <br> format |

This register determines the number of frequency points in the frequency sweep. The number of frequency points is represented by a 9-bit word, D8 to D0. D15 to D9 are don't care bits. This register in conjunction with the start frequency register and the frequency increment register determine the frequency sweep range for the sweep operation. The maximum number of increments that can be programmed is 511.

## NUMBER OF SETTLING TIME CYCLES REGISTER (REGISTER ADDRESS 0x8A, REGISTER ADDRESS 0x8B)

The default value of the number of settling time cycles register upon reset is as follows: D10 to D0 are not reset at power-up. After a reset command, the contents of this register are not reset.
This register determines the number of output excitation cycles allowed to passthrough the unknown impedance after receipt of a start frequency sweep, increment frequency, or repeat frequency command, before the ADC is triggered to perform a conversion of the response signal. The number of settling time cycles register value determines the delay between a start frequency sweep/ increment frequency/repeat frequency command and the time an ADC conversion commences. The number of cycles is represented by a 9-bit word, D8 to D0. The value programmed
into the number of settling time cycles register can be increased by a factor of 2 or 4 , depending on the status of Bits D10 to D9. The five most significant bits, D15 to D11, are don't care bits. The maximum number of output cycles that can be programmed is $511 \times 4=2044$ cycles. For example, consider an excitation signal of 30 kHz , the maximum delay between the programming of this frequency and the time that this signal is first sampled by the ADC is $\approx 511 \times 4 \times 33.33 \mu \mathrm{~s}=68.126 \mathrm{~ms}$. The ADC takes 1024 samples, and the result is stored as real data and imaginary data in Register Address 0x94 to Register Address 0x97. The conversion process takes approximately 1 ms using a 16.777 MHz clock.

## STATUS REGISTER (REGISTER ADDRESS 0x8F)

The status register is used to confirm that particular measurement tests have been successfully completed. Each of the bits from D7 to D0 indicate the status of a specific functionality of the AD5934.

Bit D0 and Bit D4 to Bit D7 are treated as don't care bits; these bits do not indicate the status of any measurement.
The status of Bit D1 indicates the status of a frequency point impedance measurement. This bit is set when the AD5934 completes the current frequency point impedance measurement. This bit indicates that there is valid real data and imaginary data in Register Address 0x94 to Register Address 0x97. This bit is reset on receipt of a start frequency sweep, increment frequency, repeat frequency, or reset command. This bit is also reset at power-up.
The status of Bit D2 indicates the status of the programmed frequency sweep. This bit is set when all programmed increments to the number of increments register are complete. This bit is reset at power-up and on receipt of a reset command.

Table 12. Status Register 0x8F

| Control Word | Description |
| :--- | :--- |
| 00000001 | Reserved |
| 00000010 | Valid real/imaginary data |
| 00000100 | Frequency sweep complete |
| 00001000 | Reserved |
| 00010000 | Reserved |
| 00100000 | Reserved |
| 01000000 | Reserved |
| 10000000 | Reserved |

Table 13. Number of Settling Times Cycles Register

| Register Address | Bits | Description |  |  | Function | Format |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 8 \mathrm{~A}$ | $\begin{aligned} & \hline \text { D15 to D11 } \\ & \text { D10 to D9 } \end{aligned}$ | Don't care <br> 2-bit decode |  |  | Read or write | Integer number stored in binary format |
|  |  | D10 | D9 | Description |  |  |
|  |  | 0 | 0 | Default |  |  |
|  |  | 0 | 1 | No of cycles $\times 2$ |  |  |
|  |  | 1 | 0 | Reserved |  |  |
|  |  | 1 | 1 | No of cycles $\times 4$ |  |  |
|  | D8 | MSB number of settling time cycles |  |  |  |  |
| 0x8B | D7 to D0 | Number of settling time cycles |  |  | Read or write | Data |

