# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## 250 MHz Bandwidth DPD Observation Receiver

## AD6641

#### FEATURES

SNR = 65.8 dBFS at f<sub>IN</sub> up to 250 MHz at 500 MSPS ENOB of 10.5 bits at f<sub>IN</sub> up to 250 MHz at 500 MSPS (-1.0 dBFS) SFDR = 80 dBc at  $f_{IN}$  up to 250 MHz at 500 MSPS (-1.0 dBFS) **Excellent linearity** DNL =  $\pm 0.5$  LSB typical, INL =  $\pm 0.6$  LSB typical Integrated 16k × 12 FIFO **FIFO readback options** 12-bit parallel CMOS at 62.5 MHz 6-bit DDR LVDS interface SPORT at 62.5 MHz SPI at 25 MHz High speed synchronization capability 1 GHz full power analog bandwidth Integrated input buffer On-chip reference, no external decoupling required Low power dissipation 695 mW at 500 MSPS Programmable input voltage range 1.18 V to 1.6 V, 1.5 V nominal 1.9 V analog and digital supply operation 1.9 V or 3.3 V SPI and SPORT operation Clock duty cycle stabilizer Integrated data clock output with programmable clock and data alignment

### **APPLICATIONS**

Wireless and wired broadband communications Communications test equipment Power amplifier linearization

### **GENERAL DESCRIPTION**

The AD6641 is a 250 MHz bandwidth digital predistortion (DPD) observation receiver that integrates a 12-bit 500 MSPS ADC, a 16k  $\times$  12 FIFO, and a multimode back end that allows users to retrieve the data through a serial port (SPORT), the SPI interface, a 12-bit parallel CMOS port, or a 6-bit DDR LVDS port after being stored in the integrated FIFO memory. It is optimized for outstanding dynamic performance and low power consumption and is suitable for use in telecommunications applications such as a digital predistortion observation path where wider bandwidths are desired. All necessary functions, including the sample-and-hold and voltage reference, are included on the chip to provide a complete signal conversion solution.

The on-chip FIFO allows small snapshots of time to be captured via the ADC and read back at a lower rate. This reduces the constraints of signal processing by transferring the captured data at an arbitrary time and at a much lower sample rate. The FIFO can be operated in several user-programmable modes. In the single capture mode, the ADC data is captured when signaled via the SPI port or the use of the external FILL± pins. In the continuous capture mode, the data is loaded continuously into the FIFO and the FILL± pins are used to stop this operation.



#### FUNCTIONAL BLOCK DIAGRAM

#### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113
 ©2011 Analog Devices, Inc. All rights reserved.

## AD6641\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

• AD6641 Evaluation Board

### **DOCUMENTATION**

### **Application Notes**

- AN-1142: Techniques for High Speed ADC PCB Layout
- AN-586: LVDS Outputs for High Speed A/D Converters
- AN-742: Frequency Domain Response of Switched-Capacitor ADCs
- AN-756: Sampled Systems and the Effects of Clock Phase
   Noise and Jitter
- AN-807: Multicarrier WCDMA Feasibility
- AN-808: Multicarrier CDMA2000 Feasibility
- AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs
- AN-835: Understanding High Speed ADC Testing and Evaluation
- AN-877: Interfacing to High Speed ADCs via SPI
- AN-878: High Speed ADC SPI Control Software
- AN-905: Visual Analog Converter Evaluation Tool Version 1.0 User Manual
- AN-935: Designing an ADC Transformer-Coupled Front End

#### **Data Sheet**

AD6641: 250 MHz Bandwidth DPD Observation Receiver

#### **User Guides**

 UG-292: Evaluating the AD6641 DPD Observation Receiver

### TOOLS AND SIMULATIONS $\square$

- Visual Analog
- AD6641 IBIS Model

### REFERENCE MATERIALS 🖵

#### **Technical Articles**

• MS-2210: Designing Power Supplies for High Speed ADC

### DESIGN RESOURCES

- AD6641 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS

View all AD6641 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

### **TABLE OF CONTENTS**

Applications1General Description1Functional Block Diagram1Revision History2Product Highlights3Specifications4DC Specifications4AC Specifications5Digital Specifications6Switching Specifications7SPI Timing Requirements8Absolute Maximum Ratings10	Features 1
General Description1Functional Block Diagram1Revision History2Product Highlights3Specifications4DC Specifications4AC Specifications5Digital Specifications6Switching Specifications7SPI Timing Requirements8Absolute Maximum Ratings10	Applications1
Functional Block Diagram1Revision History2Product Highlights3Specifications4DC Specifications4AC Specifications5Digital Specifications6Switching Specifications7SPI Timing Requirements8Absolute Maximum Ratings10	General Description1
Revision History2Product Highlights3Specifications4DC Specifications4AC Specifications5Digital Specifications6Switching Specifications7SPI Timing Requirements8Absolute Maximum Ratings10	Functional Block Diagram1
Product Highlights       3         Specifications       4         DC Specifications       4         AC Specifications       5         Digital Specifications       6         Switching Specifications       7         SPI Timing Requirements       8         Absolute Maximum Ratings       10	Revision History
Specifications       4         DC Specifications       4         AC Specifications       5         Digital Specifications       6         Switching Specifications       7         SPI Timing Requirements       8         Absolute Maximum Ratings       10	Product Highlights
DC Specifications	Specifications
AC Specifications	DC Specifications
Digital Specifications	AC Specifications
Switching Specifications	Digital Specifications6
SPI Timing Requirements	Switching Specifications7
Absolute Maximum Ratings	SPI Timing Requirements
	Absolute Maximum Ratings10

### **REVISION HISTORY**

4/11—Revision 0: Initial Version

Thermal Resistance 10
ESD Caution10
Pin Configurations and Function Descriptions 11
Typical Performance Characteristics 15
Equivalent Circuits
SPI Register Map 20
Theory of Operation
FIFO Operation
FIFO Output Interfaces 26
Configuration Using the SPI27
Outline Dimensions
Ordering Guide 28

The data stored in the FIFO can be read back based on several user-selectable output modes. The DUMP pin can be asserted to output the FIFO data. The data stored in the FIFO can be accessed via a SPORT, SPI, 12-bit parallel CMOS port, or 6-bit DDR LVDS interface. The maximum output throughput supported by the AD6641 is in the 12-bit CMOS or 6-bit DDR LVDS mode and is internally limited to 1/8<sup>th</sup> of the maximum input sample rate. This corresponds to the maximum output data rate of 62.5 MHz at an input clock rate of 500 MSPS.

The ADC requires a 1.9 V analog voltage supply and a differential clock for full performance operation. Output format options include twos complement, offset binary format, or Gray code. A data clock output is available for proper output data timing. Fabricated on an advanced SiGe BiCMOS process, the device is available in a 56-lead LFCSP and is specified over the industrial temperature range ( $-40^{\circ}$ C to  $+85^{\circ}$ C). This product is protected by a U.S. patent.

### **PRODUCT HIGHLIGHTS**

- 1. High Performance ADC Core. Maintains 65.8 dBFS SNR at 500 MSPS with a 250 MHz input.
- 2. Low Power.
- Consumes only 695 mW at 500 MSPS.
- 3. Ease of Use.
  - On-chip 16k FIFO allows the user to target the high performance ADC to the time period of interest and reduce the constraints of processing the data by transferring it at an arbitrary time and a lower sample rate. The on-chip reference and sample-and-hold provide flexibility in system design. Use of a single 1.9 V supply simplifies system power supply design.
- Serial Port Control.
   Standard serial port interface supports configuration of the device and customization for the user's needs.
- 5. 1.9 V or 3.3 V SPI and Serial Data Port Operation.

### **SPECIFICATIONS**

### DC SPECIFICATIONS

 $AVDD = 1.9 \text{ V}, DRVDD = 1.9 \text{ V}, T_{MIN} = -40^{\circ}\text{C}, T_{MAX} = +85^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, \text{ full scale} = 1.5 \text{ V}, \text{ unless otherwise noted}.$ 

#### Table 1.

		AD6641-500			
Parameter <sup>1</sup>	Temp	Min	Тур	Max	Unit
RESOLUTION			12		Bits
ACCURACY					
No Missing Codes	Full		Guaranteed		
Offset Error	Full	-2.6	0.0	+1.8	mV
Gain Error	Full	-6.8	-2.3	+3.3	% FS
Differential Nonlinearity (DNL)	Full		±0.5		LSB
Integral Nonlinearity (INL)	Full		±0.6		LSB
TEMPERATURE DRIFT					
Offset Error	Full		18		μV/°C
Gain Error	Full		0.07		%/°C
ANALOG INPUTS (VIN±)					
Differential Input Voltage Range <sup>2</sup>	Full	1.18	1.5	1.6	V p-p
Input Common-Mode Voltage	Full		1.8		V
Input Resistance (Differential)	Full		1		kΩ
Input Capacitance (Differential)	25°C	1.3			pF
POWER SUPPLY					
AVDD	Full	1.8	1.9	2.0	V
DRVDD	Full	1.8	1.9	2.0	V
SPI_VDDIO	Full	1.8	1.9	3.3	V
Supply Currents					
I <sub>AVDD</sub> <sup>3</sup>	Full		300	330	mA
ldrvdd <sup>3</sup>	Full		66	80	mA
Power Dissipation <sup>3</sup>	Full		695	779	mW
Power-Down Dissipation	Full		15		mW
Standby Dissipation	Full		72		mW
Standby to Power-Up Time	Full		10		μs

<sup>1</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed.

<sup>2</sup> The input range is programmable through the SPI, and the range specified reflects the nominal values of each setting. See the SPI Register Map section for additional details.

 $^3$   $I_{\text{AVDD}}$  and  $I_{\text{DRVDD}}$  are measured with a -1 dBFS, 30 MHz sine input at a rated sample rate.

### AC SPECIFICATIONS

AVDD = 1.9 V, DRVDD = 1.9 V,  $T_{MIN} = -40$ °C,  $T_{MAX} = +85$ °C,  $f_{IN} = -1.0 dBFS$ , full scale = 1.5 V, unless otherwise noted.

Table 2.

		AD6641-500			
Parameter <sup>1, 2</sup>	Temp	Min	Тур	Max	Unit
SNR					
$f_{IN} = 30 \text{ MHz}$	25°C		66.0		dBFS
f <sub>IN</sub> = 125 MHz	25°C		65.9		dBFS
	Full	65.0			dBFS
f <sub>IN</sub> = 250 MHz	25°C		65.8		dBFS
$f_{IN} = 450 \text{ MHz}$	25°C		65.1		dBFS
SINAD					
$f_{IN} = 30 \text{ MHz}$	25°C		66.0		dBFS
f <sub>IN</sub> = 125 MHz	25°C		65.7		dBFS
	Full	63.8			dBFS
f <sub>IN</sub> = 250 MHz	25°C		65.3		dBFS
$f_{IN} = 450 \text{ MHz}$	25°C		64.6		dBFS
EFFECTIVE NUMBER OF BITS (ENOB)					
f <sub>IN</sub> = 30 MHz	25°C		10.7		Bits
f <sub>IN</sub> = 125 MHz	25°C		10.6		Bits
f <sub>IN</sub> = 250 MHz	25°C		10.5		Bits
f <sub>IN</sub> = 450 MHz	25°C		10.4		Bits
SFDR					
$f_{IN} = 30 \text{ MHz}$	25°C		88		dBc
f <sub>IN</sub> = 125 MHz	25°C		83		dBc
	Full	77			dBc
$f_{IN} = 250 \text{ MHz}$	25°C		80		dBc
$f_{IN} = 450 \text{ MHz}$	25°C		72		dBc
WORST HARMONIC (SECOND OR THIRD)					
$f_{IN} = 30 \text{ MHz}$	25°C		-92		dBc
$f_{IN} = 125 \text{ MHz}$	25°C			-77	dBc
	Full		-84		dBc
$f_{IN} = 250 \text{ MHz}$	25°C		-80		dBc
$f_{IN} = 450 \text{ MHz}$	25°C		-72		dBc
WORST OTHER HARMONIC (SFDR EXCLUDING SECOND AND THIRD)					
$f_{IN} = 30 \text{ MHz}$	25°C		-90		dBc
$f_{IN} = 125 \text{ MHz}$	25°C		-90		dBc
	Full			-77	dBc
$f_{IN} = 250 \text{ MHz}$	25°C		-85		dBc
$f_{IN} = 450 \text{ MHz}$	25°C		-78		dBc
TWO-TONE IMD					
$f_{IN1} = 119.8 \text{ MHz}, f_{IN2} = 125.8 \text{ MHz} (-7 \text{ dBFS}, \text{Each Tone})$	25°C		-82		dBc
ANALOG INPUT BANDWIDTH	25°C		1		GHz

<sup>1</sup> All ac specifications tested by driving CLK+ and CLK– differentially.

<sup>2</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed.

### DIGITAL SPECIFICATIONS

 $AVDD = 1.9 \text{ V}, DRVDD = 1.9 \text{ V}, T_{MIN} = -40^{\circ}\text{C}, T_{MAX} = +85^{\circ}\text{C}, f_{IN} = -1.0 \text{ dBFS}, \text{ full scale} = 1.5 \text{ V}, \text{ unless otherwise noted}.$ 

Table 3.

		AD6641-500	
Parameter <sup>1</sup>	Temp	Min Typ Max	Unit
CLOCK INPUTS (CLK±)			
Logic Compliance	Full	CMOS/LVDS/LVPECL	
Internal Common-Mode Bias	Full	0.9	V
Differential Input Voltage			
High Level Input (V⊮)	Full	0.2 1.8	V р-р
Low Level Input (V <sub>IL</sub> )	Full	-1.8 -0.2	V p-р
High Level Input Current (I⊮)	Full	-10 +10	μΑ
Low Level Input Current (IIL)	Full	-10 +10	μΑ
Input Resistance (Differential)	Full	8 10 12	kΩ
Input Capacitance	Full	4	pF
LOGIC INPUTS (SPI, SPORT)			
Logic Compliance	Full	CMOS	
Logic 1 Voltage	Full	$0.8 \times SPI_VDDIO$	V
Logic 0 Voltage	Full	0.2 × SPI_	VDDIO V
Logic 1 Input Current (SDIO)	Full	0	μΑ
Logic 0 Input Current (SDIO)	Full	-60	μΑ
Logic 1 Input Current (SCLK)	Full	50	μΑ
Logic 0 Input Current (SCLK)	Full	0	μΑ
Input Capacitance	25°C	4	pF
LOGIC INPUTS (DUMP, CSB)			
Logic Compliance	Full	CMOS	
Logic 1 Voltage	Full	$0.8 \times \text{DRVDD}$	V
Logic 0 Voltage	Full	0.2 × DR\	/DD V
Logic 1 Input Current	Full	0	μΑ
Logic 0 Input Current	Full	-60	μΑ
Input Capacitance	25°C	4	pF
LOGIC INPUTS (FILL±)			
Logic Compliance	Full	CMOS/LVDS/LVPECL	
Internal Common-Mode Bias	Full	0.9	V
Differential Input Voltage			
High Level Input (V <sub>H</sub> )	Full	0.2 1.8	V р-р
Low Level Input (VIL)	Full	-1.8 -0.2	V p-р
High Level Input Current (I <sub>IH</sub> )	Full	-10 +10	μΑ
Low Level Input Current (I <sub>IL</sub> )	Full	-10 +10	μΑ
Input Resistance (Differential)	Full	8 10 12	kΩ
Input Capacitance	Full	4	pF
LOGIC OUTPUTS <sup>2</sup> (FULL, EMPTY)			
Logic Compliance	Full	CMOS	
High Level Output Voltage	Full	DRVDD – 0.05	V
Low Level Output Voltage	Full	DRGND +	⊦ 0.05 V
LOGIC OUTPUTS <sup>2</sup> (SPI, SPORT)			
Logic Compliance	Full	CMOS	
High Level Output Voltage	Full	SPI_VDDIO – 0.05	V
Low Level Output Voltage	Full	DRGND +	⊦ 0.05 V

			AD6641-5	00	
Parameter <sup>1</sup>	Temp	Min	Тур	Мах	Unit
LOGIC OUTPUTS					
DDR LVDS Mode (PCLK±, PD[5:0]±, PDOR±)					
Logic Compliance	Full		LVDS		
Vod Differential Output Voltage	Full	247		454	mV
Vos Output Offset Voltage	Full	1.125		1.375	V
Parallel CMOS Mode (PCLK±, PD[11:0])					
Logic Compliance	Full		CMOS		
High Level Output Voltage	Full	DRVDD - 0.05			V
Low Level Output Voltage	Full			DRGND + 0.05	V
Output Coding		Twos complen	nent, Gray code, o	or offset binary (default)	

<sup>1</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed. <sup>2</sup> 5 pF loading.

### SWITCHING SPECIFICATIONS

AVDD = 1.9 V, DRVDD = 1.9 V,  $T_{MIN} = -40^{\circ}C$ ,  $T_{MAX} = +85^{\circ}C$ ,  $f_{IN} = -1.0 dBFS$ , full scale = 1.5 V, unless otherwise noted.

#### Table 4.

			AD6641-500		
Parameter <sup>1</sup>	Temp	Min	Тур	Max	Unit
OUTPUT DATA RATE					
Maximum Output Data Rate (Decimate by 8 at 500 MSPS Sample Rate, Parallel CMOS or DDR LVDS Mode Interface)	Full	62.5			MHz
Maximum Output Data Rate (Decimate by 8 at 500 MSPS Sample Rate, SPORT Mode)	Full	62.5			MHz
PULSE WIDTH/PERIOD (CLK±)					
$CLK\pm$ Pulse Width High (t <sub>CH</sub> )	Full		1		ns
CLK± Pulse Width Low (t <sub>CL</sub> )	Full		1		ns
Rise Time (t <sub>R</sub> ) (20% to 80%)	25°C		0.2		ns
Fall Time (t <sub>F</sub> ) (20% to 80%)	25°C		0.2		ns
PULSE WIDTH/PERIOD (PCLK±, DDR LVDS MODE)					
PCLK± Pulse Width High (t <sub>PCLK_CH</sub> )	Full		8		ns
PCLK± Period (t <sub>PCLK</sub> )	Full		16		ns
Propagation Delay (t <sub>CPD</sub> , CLK± to PCLK±)	Full		±0.1		ns
Rise Time (t <sub>R</sub> ) (20% to 80%)	25°C		0.2		ns
Fall Time (t <sub>F</sub> ) (20% to 80%)	25°C		0.2		ns
Data to PCLK Skew (t <sub>skew</sub> )	Full		0.2		ns
SERIAL PORT OUTPUT TIMING <sup>2</sup>					
SP_SDFS Propagation Delay (tdsdfs)	Full		3		ns
SP_SDO Propagation Delay (t <sub>DSDO</sub> )	Full		3		ns
SERIAL PORT INPUT TIMING					
SP_SDFS Setup Time (t <sub>SSF</sub> )	Full		2		ns
SP_SDFS Hold Time (t <sub>HSF</sub> )	Full		2		ns
FILL± INPUT TIMING					
FILL± Setup Time (t <sub>sfill</sub> )	Full		0.5		ns
FILL± Hold Time (t <sub>Hfill</sub> )	Full		0.7		ns
APERTURE DELAY (t <sub>A</sub> )	25°C		0.85		ns
APERTURE UNCERTAINTY (JITTER, tJ)	25°C		80		fs rms

<sup>1</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed. <sup>2</sup> 5 pF loading.

### SPI TIMING REQUIREMENTS

#### Table 5.

Parameter	Description	Limit	Unit
t <sub>DS</sub>	Setup time between the data and the rising edge of SCLK	2	ns min
t <sub>DH</sub>	Hold time between the data and the rising edge of SCLK	2	ns min
<b>t</b> <sub>CLK</sub>	Period of the SCLK	40	ns min
ts	Setup time between CSB and SCLK	2	ns min
t⊦	Hold time between CSB and SCLK	2	ns min
t <sub>HIGH</sub>	SCLK pulse width high	10	ns min
tlow	SCLK pulse width low	10	ns min
t <sub>en_sdio</sub>	Time required for the SDIO pin to switch from an input to an output relative to the SCLK falling edge	10	ns min
t <sub>DIS_SDIO</sub>	Time required for the SDIO pin to switch from an output to an input relative to the SCLK rising edge	10	ns min

### Timing Diagrams



Figure 3. Parallel CMOS Mode Output Interface Timing





### **ABSOLUTE MAXIMUM RATINGS**

#### Table 6.

Parameter	Rating
Electrical	
AVDD to AGND	–0.3 V to +2.0 V
DRVDD to DRGND	–0.3 V to +2.0 V
AGND to DRGND	–0.3 V to +0.3 V
AVDD to DRVDD	-2.0 V to +2.0 V
SPI_VDDIO to AVDD	-2.0 V to +2.0 V
SPI_VDDIO to DRVDD	-2.0 V to +2.0 V
PD[5:0]± to DRGND	-0.3 V to DRVDD + 0.2 V
PCLK± to DRGND	-0.3 V to DRVDD + 0.2 V
PDOR± to DRGND	-0.3 V to DRVDD + 0.2 V
FULL to DRGND	-0.3 V to DRVDD + 0.2 V
CLK± to AGND	–0.3 V to AVDD + 0.2 V
FILL± to AGND	-0.3 V to DRVDD + 0.2 V
DUMP to AGND	-0.3 V to DRVDD + 0.2 V
EMPTY to AGND	-0.3 V to DRVDD + 0.2 V
VIN± to AGND	-0.3 V to AVDD + 0.2 V
VREF to AGND	-0.3 V to AVDD + 0.2 V
CML to AGND	-0.3 V to AVDD + 0.2 V
CSB to DRGND	-0.3 V to SPI_VDDIO + 0.3 V
SP_SCLK, SP_SDFS to AGND	-0.3 V to SPI_VDDIO + 0.3 V
SDIO to DRGND	-0.3 V to SPI_VDDIO + 0.3 V
SP_SDO to DRGND	-0.3 V to SPI_VDDIO + 0.3 V
Environmental	
Storage Temperature Range	–65°C to +125°C
Operating Temperature Range	–40°C to +85°C
Lead Temperature	300°C
(Soldering, 10 sec)	
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

The exposed pad must be soldered to the ground plane for the LFCSP package. Soldering the exposed pad to the PCB increases the reliability of the solder joints, maximizing the thermal capability of the package.

#### Table 7.

14010 / 1			
Package Type	θ <sub>JA</sub>	θ」	Unit
56-Lead LFCSP_VQ (CP-56-1)	23.7	1.7	°C/W

Typical  $\theta_{IA}$  and  $\theta_{JC}$  are specified for a 4-layer board in still air. Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ . In addition, metal in direct contact with the package leads from metal traces, through holes, ground, and power planes reduces the  $\theta_{JA}$ .

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



Figure 8. Pin Configuration for DDR LVDS Mode

Table 8. DDR LVDS Mode Pin Function Descriptions

Pin No.	Mnemonic	Description
0	EPAD	Exposed Pad. The exposed pad is the only ground connection for the chip. The pad must be connected to PCB AGND.
1	PD0-	PD0 Data Output (LSB)—Complement.
2	PD0+	PD0 Data Output (LSB)—True.
3	PD1-	PD1 Data Output—Complement.
4	PD1+	PD1 Data Output—True.
5	PD2-	PD2 Data Output—Complement.
6	PD2+	PD2 Data Output—True.
7, 24, 47	DRVDD	1.9 V Digital Output Supply.
8, 23, 48	DRGND	Digital Output Ground.
9	PD3–	PD3 Data Output—Complement.
10	PD3+	PD3 Data Output—True.
11	PD4–	PD4 Data Output—Complement.
12	PD4+	PD4 Data Output—True.
13	PD5–	PD5 Data Output (MSB)—Complement.
14	PD5+	PD5 Data Output (MSB)—True.
15	PDOR-	Overrange Output—Complement.
16	PDOR+	Overrange Output—True.
17	SP_SDO	SPORT Output.
18, 19, 20, 28, 54	DNC	Do Not Connect. Do not connect to this pin.
21	SP_SDFS	SPORT Frame Sync Input (Slave Mode)/Output (Master Mode).
22	SP_SCLK	SPORT Clock Input (Slave Mode)/Output (Master Mode).
25	SDIO	Serial Port Interface (SPI) Data Input/Output (Serial Port Mode).
26	SCLK	Serial Port Interface Clock (Serial Port Mode).
27	CSB	Serial Port Chip Select (Active Low).
29	SPI_VDDIO	1.9 V or 3.3 V SPI I/O Supply.
30, 32, 33, 34, 37, 38, 39,	AVDD	1.9 V Analog Supply.
41, 42, 43, 46		
31	VREF	Voltage Reference Input/Output. Nominally 0.75 V.
35	VIN+	Analog Input—True.
36	VIN-	Analog Input—Complement.

Pin No.	Mnemonic	Description
40	CML	Common-Mode Output. Enabled through the SPI, this pin provides a reference for the optimized internal bias voltage for VIN+ and VIN–.
44	CLK+	Clock Input—True.
45	CLK–	Clock Input—Complement.
49	FILL+	FIFO Fill Input (LVDS)—True.
50	FILL-	FIFO Fill Input (LVDS)—Complement.
51	FULL	FIFO Full Output Indicator.
52	EMPTY	FIFO Empty Output Indicator.
53	DUMP	FIFO Readback Input.
55	PCLK-	Data Clock Output—Complement.
56	PCLK+	Data Clock Output—True.



Figure 9. Pin Configuration for Parallel CMOS Mode

Table 9.	Parallel	CMOS	Mode	Pin	Functi	ion ]	Descrip	otions

Pin No.	Mnemonic	Description
0	EPAD	Exposed Pad. The exposed pad is the only ground connection for the chip. The pad must be connected to PCB AGND.
1, 2, 18, 19, 20, 28, 54	DNC	Do Not Connect. Do not connect to this pin.
3	PD0	PD0 Data Output.
4	PD1	PD1 Data Output.
5	PD2	PD2 Data Output.
6	PD3	PD3 Data Output.
7, 24, 47	DRVDD	1.9 V Digital Output Supply.
8, 23, 48	DRGND	Digital Output Ground.
9	PD4	PD4 Data Output.
10	PD5	PD5 Data Output.
11	PD6	PD6 Data Output.
12	PD7	PD7 Data Output.
13	PD8	PD8 Data Output.
14	PD9	PD9 Data Output.
15	PD10	PD10 Data Output.
16	PD11	PD11 Data Output (MSB).
17	SP_SDO	SPORT Output.
21	SP_SDFS	SPORT Frame Sync Input (Slave Mode)/Output (Master Mode).
22	SP_SCLK	SPORT Clock Input (Slave Mode)/Output (Master Mode).
25	SDIO	Serial Port Interface (SPI) Data Input/Output (Serial Port Mode).
26	SCLK	Serial Port Interface Clock (Serial Port Mode).
27	CSB	Serial Port Chip Select (Active Low).
29	SPI_VDDIO	1.9 V or 3.3 V SPI I/O Supply.
30, 32, 33, 34, 37, 38, 39, 41, 42, 43, 46	AVDD	1.9 V Analog Supply.
31	VREF	Voltage Reference Input/Output. Nominally 0.75 V.
35	VIN+	Analog Input—True.
36	VIN-	Analog Input—Complement.
40	CML	Common-Mode Output. Enabled through the SPI, this pin provides a reference for the optimized internal bias voltage for VIN+ and VIN–.
44	CLK+	Clock Input—True.

Pin No.	Mnemonic	Description
45	CLK–	Clock Input—Complement.
49	FILL+	FIFO Fill Input (LVDS)—True.
50	FILL-	FIFO Fill Input (LVDS)—Complement.
51	FULL	FIFO Full Output Indicator.
52	EMPTY	FIFO Empty Output Indicator.
53	DUMP	FIFO Readback Input.
55	PCLK-	Data Clock Output—Complement.
56	PCLK+	Data Clock Output—True.

### **TYPICAL PERFORMANCE CHARACTERISTICS**

AVDD = 1.9 V, DRVDD = 1.9 V, rated sample rate,  $T_A = 25^{\circ}C$ , 1.5 V p-p differential input,  $A_{IN} = -1 dBFS$ , unless otherwise noted.







Figure 17. SNR/SFDR vs. Input Amplitude; 500 MSPS, 140.3 MHz











 $f_{IN1} = 121.3 \text{ MHz}, f_{IN2} = 124.7 \text{ MHz}$ 



### **EQUIVALENT CIRCUITS**



Figure 26. DC Equivalent Analog Input Circuit

09813-016



Figure 27. AC Equivalent Analog Input Circuit



Figure 28. Equivalent CLK± and FILL± Input Circuit



Figure 29. Equivalent PD[11:0], FULL, EMPTY, PCLK±, and SP\_SDO Output Circuit



Figure 30. LVDS Outputs (PDOR±, PD[5:0]±, PCLK±)



Figure 31. Equivalent SCLK Input Circuit



Figure 32. Equivalent CSB Input Circuit





### **SPI REGISTER MAP**

Table 10. Memory Map Register

Addr. (Hex)	Parameter Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/ Comments		
Chip Co	nfiguration Registers												
0x00	CHIP_PORT_CONFIG	0	LSB first	Soft reset	1	1	Soft reset	LSB first	0	0x18	The nibbles should be mirrored by the user so that LSB or MSB first mode registers correctly, regardless of shift mode.		
0x01	CHIP_ID		8-bit chip ID, Bits[7:0] = 0xA0 Read Default only Unique ID, diffe for each device. a read- read- read- lD, diffe										
0x02	CHIP_GRADE	0	0	Speed grade: $X^1$ $X^1$ $X^1$ $X^1$ $10 = 500 \text{ MSPS}$ $X^1$ $X^1$ $X^1$				X <sup>1</sup>	Read only	Child ID used to differentiate graded devices.			
Transfer Register													
0xFF	DEVICE_UPDATE			0x00	Synchro- nously transfers data from the master shift register to the slave.								
ADC Fui	nctions												
0x08	Modes	0	0	0	0	0	Interna 000 = nor 001	n mode: p, default) lown / d	0x00	Determines various generic modes of chip operation.			
0x0D	TEST_IO	(For user- mode o Bits[3:0] 00 = Patte 01 = to Patte 10 = to Pattern 11 = to Pattern	-defined nly, set = 1000) rn 1 only oggle rn 1/ rn 2 oggle 1/0000 oggle rn 1/ 2/0000	Reset PN23 gen: 1 = on 0 = off (default)	Reset PN9 gen: 1 = on 0 = off (default)	0 0 (forma	Output 0000 = c 0001 = mi 0010 = 0011 = 100 = checkk 0101 = PN 0110 111 = one/zr 1000 = u 1001 = 1010 = 1011 = 1010 = 1011 = 1000 = u 1000 =	0x00	When set, the test data is placed on the output pins in place of normal data. Set pattern values: Pattern 1: Reg 0x19, Reg 0x1A Pattern 2: Reg 0x1B Reg 0x1C.				
0x14	OUTPUT_MODE	0	0	0	Output disable: 0 = enable (default) 1 = disable	0 = CMOS: 1 = LVDS (default)	Output invert: 1 = on 0 = off (default)	Data form 00 = offse (defa 01 = 1 comple 10 = Gra 11 = res	at select: et binary oult) ewos ement ay code served	0x08			

Addr.	Devenue dev Nevee	Bit 7	Dit C	Dia C	Die 4	Dia 2	Dia 2	Dia 1	Bit 0	Default Value	Default Notes/
0x15		(IVISB)	<b>BIT 0</b> [7·4]	= 0000	BIT 4		BIT 2	DIT I VDS fine adiu	(LSB)	( <b>Hex</b> )	Comments
UX15	001101_705051		[7:4]	- 0000		course	-	$001 = 3.50 \mathrm{m}$	۹.	0,00	
		adjust: 010 = 3.25 mA									
		U = 011 = 3.00 mA 3.5 mA 100 = 2.75 mA							7		
		(default) 101 = 2.50 mA									
		1 = 110 = 2.25  mA									
0,16		2.0 IIIA 111 = 2.00 MA									
0x16	OUTPUT_PHASE	clock polarity: 1 = inverted 0 = normal (default)	0x03								
0x17	OUTPUT_DELAY	0	0	0	0		Output o	clock delay:		0	Shown as
							000	J0 = 0 = -1/10			value of
							0010	= -2/10			sampling
							0011	= -3/10 reserved			clock period
							0101	= +5/10			subtracted or
							0110	= +4/10 = +3/10			added to
						0111 = +3/10 1000 = +2/10					see Figure 3).
							1001	= +1/10			-
0x18	Input range VREF select: 0 Input voltage range setting (V):							0			
		(20 kΩ pu	ll-down)			11101 = 1.58					
		01 = imp	ort V <sub>REF</sub>			11110 = 1.55					
	VREF pin)										
	$10 = \text{export V}_{\text{REF}}$ $00000 = 1.50$ 11 = 1.47										
		1 I = no	tusea		00010 = 1.44						
							00100 = 1.3 00101 = 1.3	39 36			
							00110 = 1.3	34			
						00111 = 1.31					
							01000 = 1.2	28			
							01001 = 1.2 01010 = 1.2	20			
							01011= 1.2	0			
							01100 = 1.1	8			
0x19	USER_PATT1_LSB	[7:0]									User Defined Pattern 1 LSB.
UXIA	OSER_PATTI_MISR				I	[7.0]				0	Pattern 1 MSB.
0x1B	USER_PATT2_LSB	[7:0]									User Defined Pattern 2 LSB.
0x1C	x1C USER_PATT2_MSB [7:0]									0	User Defined Pattern 2 MSB.
Digital (	I Digital Controls										
0x101	Fill control register	Reserved	Fill	Reserved	LIFO	FIFO fil	l mode:	Reserved	Standby	0	
			input pin		mode	00 = 0 01 = cor	single htinuous		after fill		
			disable			1x = re	served				
0x102	FIFO Config	[7:4] = reserved Dump Fill reset Dump Fill							0		
0x104	Fill count				I	[7:0]				0x7F	Number of
											for fill or
											dump.

Addr.		Bit 7						-	Bit 0	Default Value	Default Notes/
(Hex) 0x105	Parameter Name Settle Count0	(MSB)	Bit 6	(Hex) 0	LSBs settling time given to ADC before initiating fill						
0x106	Settle Count1			0	MSBs settling time given to ADC before initiating fill.						
0x107	Dump control			0	Customer drives SP_SCLK, SP_SDFS in slave mode.						
0x10A	FIFO status			[7:3] = reserv	ved		Over- range	Empty	Full	0	
0x10B	FIFO Dump Data0				[7:0	] = LSBs				0	LSBs readback data.
0x10C	FIFO Dump Data1		[7:4] =	reserved			[3:0]		0	MSBs upper four bits readback data.	
0x10F	Read Offset Data0			0	LSBs offset to RAM, allowing subsegments of data cap- ture to be read.						
0x110	Read Offset Data1	[7:6] =	reserved			[5:0	] = MSBs			0	MSB's offset.
0x111	PPORT control	[	7:5] = reser	ved		Divid 00100 0 1	0x04	CMOS parallel port divide rate.			
0x112	SPORT control	[	[7:5] = reser	ved		Divid 00100 0 1	0x04	Serial port divide rate.			
0x13A	FIFO test BIST		7:5] = reser	ved	0011 = 0010 =	ts the BIST mode for the FIFO: 1xxx = reserved 0111 = reserved 0110 = 12'hFFF (-1 LSB) 0100 = PN data checkerboard (12'hAAA, 12'h555, 12'hAAA, 12'h555,) 0001 = decrementing ramp 0000 = incrementing ramp			FIFO BIST enable	0	

 $^{1}$  X = don't care.

### THEORY OF OPERATION

The on-chip FIFO allows small snapshots of time to be captured via the ADC and read back at a lower rate. This reduces the constraints of signal processing by transferring the captured data at an arbitrary time and at a much lower sample rate.

### **FIFO OPERATION**

The capture of the data can be signaled through writes to the SPI port by pulsing the FILL± pins. The transaction diagram shown in Figure 36 illustrates the loading of the FIFO.

At Event 1, the FIFO is instructed to fill either by asserting the FILL $\pm$  pins or via a write to the SPI bits. FILL $\pm$  pin operation can be delayed by a programmable fill hold-off counter so that the FIFO data can be surrounding a fill event. The FIFO then loads itself with data. The number of samples of data is determined by the SPI fill count register (0x104). This is an 8-bit register with values from 0 to 255. The number of samples placed in the FIFO is determined by the following equation:

#### *Number of Samples* = (*FILL\_CNT* + 1) $\times$ 64

After the FIFO has begun filling at Event 2, the AD6641 asserts a full flag to indicate that the FIFO has finished capturing data and enters a wait state in which the device waits to receive the dump instruction from the DUMP pin or the SPI.

After the data has been shifted (Event 4), the FIFO goes into the idle state and waits for another fill command. During the idle state, the ADC can optionally be placed into standby mode to save power. If the ADC powers down in the idle state, initiating a fill operation (Event 1) powers up the ADC. In this mode, the ADC waits for settle count cycles (0x105, 0x106) before capturing the data. Settle count is programmable from the SPI port and

allows the analog circuitry to stabilize before taking data. An intelligent trade-off between speed of acquisition and accuracy can be made by using this register.

The data can be read back through any of the three output interfaces at a low data rate, which further saves power. If the SPI or SPORT is used to read back the data, the interface can require as few as three pins. A full flag and an empty flag are provided to signal the state of the FIFO. The FIFO status register (0x10A) in the SPI also allows this to be monitored via software.

### Single Capture Mode

The FIFO can be placed into single capture mode by writing the FIFO fill mode bits in the fill control register (0x101[3:2]) to 00. In the single capture mode, the user initiates a capture either by driving the FILL± pins high or by initiating a fill command through the SPI port by writing the standby after fill bit (0x101[0]). This powers up the ADC (if needed) after a programmable amount of time as determined by the SPI settle count registers (0x105, 0x106). If Bit 0 of the 0x101 register in the SPI is set, the ADC returns to standby mode after the capture is complete.

### Fill Pin Timing

A fill of the FIFO can be initiated by asserting the differential FILL $\pm$  pins. When a pulse is detected on the FILL $\pm$  pins, the FIFO is filled.

### Dump Pin Timing

A readback of the FIFO can be initiated by asserting the DUMP pin. When a logic high is detected on the DUMP pin, the FIFO data is available through the chosen interface.



### SPORT Master Mode (Single Capture)

Details of the transaction diagram for serial master mode are shown in Figure 39 for single capture mode with the SDO output. Clock cycles are approximate because the fill and dump signals can be driven asynchronously. In this example, SCLK is derived from the master clock with a divide by 8 programmed from the SPI.

### Fill Pulse (1)

The FIFO captures data after a fill signal (high level) is detected on the rising edge of the sampling clock. In synchronous operation, a valid high level is accomplished by adhering to the setup and hold times specified. For nonsynchronous control, the fill signal can be widened to accommodate two or more clock cycles to guarantee capture of a high level. Fill count (0x104) is reset on the rising edge of the clock and is incremented on subsequent clock cycles only after the fill signal returns low. A new fill signal at any point during the capture resets the counter and begins filling the FIFO.

### **Empty Signal (2)**

After the FIFO state machine has begun loading data, the empty signal goes low 24 clock cycles after the fill signal was last sampled high.

### Full Signal (3)

The full signal indicates when the FIFO has been filled and is driven high when the number of samples specified has been captured in the FIFO, where

#### *Number of Samples* = (*FILL\_CNT* + 1) $\times$ 64

The time at which the full signal goes high is based on (FILL\_CNT + 1)  $\times$  64 + 13 clock cycles after the fill signal was last sampled high.

#### Dump Signal (4)—Transition to High

The dump signal initiates reading data from the FIFO. Dump is enabled with a high level and should be initiated only after the full signal goes high. The dump signal should be held high until all data has been read out of the FIFO.

#### SCLK Signal (5)

The SCLK (serial clock) signal is configured as an output from the device when in the master mode of operation. SCLK begins cycling five ADC clock cycles after the dump signal is sampled high and continues cycling up until one additional cycle after the empty signal goes high. SCLK then remains low until the next dump operation.

### SDFS Signal (6)

The SDFS (serial data frame sync) signal is configured as an output from the device when in the master mode of operation. Frame synchronization begins 15 ADC clock cycles after the dump signal is sampled.

#### Dump Signal (7)—Transition to Low

A dump signal transition to low is applied after data has been read out of the FIFO.

#### Empty Signal (8)—Transition to High

The empty signal transitions to high after data has been output from the FIFO based on the clock cycle count of (FILL\_CNT + 1) × 64.

The transition occurs 76 ADC clock cycles after the last LSB(s) of data have been output on the serial port.



gure 39. SPORT Master Mode Transaction Diagrai