# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# **RF** Diversity and 1.2 GHz Bandwidth **Observation Receiver**

### **Data Sheet**

## **AD6688**

#### **FEATURES**

JESD204B (Subclass 1) coded serial digital outputs Support for lane rates up to 16 Gbps per lane 1.7 W total power per channel at 3 GSPS (default settings) Performance at -2 dBFS amplitude, 2.6 GHz input SFDR = 70 dBFS NSD = -148.0 dBFS/HzPerformance at -9 dBFS amplitude, 2.6 GHz input SFDR = 75 dBFS NSD = -151.4 dBFS/HzIntegrated input buffer Noise density = -152.0 dBFS/Hz 0.975 V, 1.9 V, and 2.5 V dc supply operation 9 GHz analog input full power bandwidth (-3 dB) Amplitude detect bits for efficient AGC implementation

Two Integrated wideband digital processors per channel 48-bit NCO 4 cascaded half band filters Phase coherent NCO switching Up to 4 channels available **Serial port control** Integer clock divide by 2 and divide by 4 Flexible JESD204B lane configurations **On-chip dither** 

#### **APPLICATIONS**

Diversity multiband, multimode digital receivers 3G/4G, TD-SCDMA, W-CDMA, GSM, LTE, LTE-A **DOCSIS 3.0 CMTS upstream receive paths HFC digital reverse path receivers** 



#### FUNCTIONAL BLOCK DIAGRAM

#### Rev. 0

**Document Feedback** 

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### **TABLE OF CONTENTS** Features

| Features 1                                      |
|---|
| Applications                                    |
| Functional Block Diagram 1                      |
| Revision History                                |
| General Description                             |
| Product Highlights                              |
| Specifications                                  |
| DC Specifications                               |
| AC Specifications7                              |
| Digital Specifications9                         |
| Switching Specifications10                      |
| Timing Specifications11                         |
| Absolute Maximum Ratings12                      |
| Thermal Resistance12                            |
| ESD Caution12                                   |
| Pin Configuration and Function Descriptions13   |
| Typical Performance Characteristics             |
| Equivalent Circuits                             |
| Theory of Operation                             |
| ADC Architecture                                |
| Analog Input Considerations25                   |
| Voltage Reference                               |
| DC Offset Calibration                           |
| Clock Input Considerations                      |
| Power-Down/Standby Mode32                       |
| Temperature Diode                               |
| ADC Overrange and Fast Detect                   |
| ADC Overrange                                   |
| Fast Threshold Detection (FD_A and FD_B)        |
| ADC Application Modes and JESD204B Tx Converter |
| Mapping   |
| Programmable FIR Filters                        |
| Supported Modes                                 |
| Programming Instructions 40                     |
| Digital Downconverter (DDC)                     |
| DDC I/Q Input Selection                         |
| DDC I/Q Output Selection                        |
| DDC General Description                         |
| DDC Frequency Translation 45                    |
| DDC Decimation Filters                          |

| DDC Gain Stage                          | . 59 |
|---|------|
| DDC Complex to Real Conversion          | . 59 |
| DDC Mixed Decimation Settings           | . 60 |
| DDC Example Configurations              | . 62 |
| DDC Power Consumption                   | . 65 |
| Signal Monitor                          | . 66 |
| SPORT Over JESD204B                     | . 67 |
| Digital Outputs                         | . 69 |
| Introduction to the JESD204B Interface  | . 69 |
| JESD204B Overview                       | . 69 |
| Functional Overview                     | . 70 |
| JESD204B Link Establishment             | . 70 |
| Physical Layer (Driver) Outputs         | . 72 |
| $f_S \times 4$ Mode                     | . 72 |
| Setting Up the AD6688 Digital Interface | . 74 |
| Deterministic Latency                   | . 79 |
| Subclass 0 Operation                    | . 79 |
| Subclass 1 Operation                    | . 79 |
| Multichip Synchronization               | . 81 |
| Normal Mode                             | . 81 |
| Timestamp Mode                          | . 81 |
| SYSREF Input                            | . 82 |
| SYSREF± Setup/Hold Window Monitor       | . 85 |
| Latency                                 | . 87 |
| End to End Total Latency                | . 87 |
| Example Latency Calculations            | . 87 |
| LMFC-Referenced Latency                 | . 87 |
| Test Modes                              | . 89 |
| ADC Test Modes                          | . 89 |
| JESD204B Block Test Modes               | . 90 |
| Serial Port Interface                   | . 92 |
| Configuration Using the SPI             | . 92 |
| Hardware Interface                      | . 92 |
| SPI Accessible Features                 | . 92 |
| Memory Map                              | . 93 |
| Reading the Memory Map Register Table   | . 93 |
| Memory Map Register Details             | . 94 |
| Applications Information                | 136  |
| Power Supply Recommendations            | 136  |
| Layout GuideLines                       | 137  |

| Data Sheet                                     | AD6688            |
|--|-------------------|
| AVDD1_SR (Pin E7) and AGND (Pin E6 and Pin E8) | Ordering Guide138 |

#### **REVISION HISTORY**

4/2017—Revision 0: Initial Version

### **GENERAL DESCRIPTION**

The AD6688 is a 1.2 GHz bandwidth, mixed-signal, direct radio frequency (RF) sampling receiver. It consists of two 14-bit, 3.0 GSPS analog-to-digital converters (ADCs) and various digital signal processing blocks consisting of four wideband digital downconverters (DDCs). The AD6688 has an on-chip buffer and a sample-and-hold circuit designed for low power, small size, and ease of use. This product is designed to support communications applications capable of direct sampling wide bandwidth analog signals of up to 5 GHz. The 3 dB bandwidth of the ADC input is greater than 9 GHz. The AD6688 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. The analog input and clock signals are differential inputs. The ADC data outputs are internally connected to four DDCs through a crossbar mux. Each DDC consists of up to five cascaded signal processing stages: a 48-bit numerically controlled oscillator (NCO) and up to four halfband decimation filters. The NCO has the option to select preset bands over the general-purpose input/output (GPIO) pins, which enables selection of up to three bands. Operation of the AD6688 between the DDC modes is selectable via SPIprogrammable profiles.

In addition to the DDC blocks, the AD6688 has several functions that simplify the automatic gain control (AGC) function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect control bits in Register 0x0245 of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input. Besides the fast detect outputs, the AD6688 also offers signal monitoring capability. The signal monitoring block provides additional information about the signal being digitized by the ADC.

The user can configure the Subclass 1 JESD204B-based high speed serialized output in a variety of one-lane, two-lane, fourlane, six-lane, and eight-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multidevice synchronization is supported through the SYSREF± and SYNCINB± input pins.

The AD6688 has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using a 3-wire serial port interface (SPI).

The AD6688 is available in a Pb-free, 196-ball BGA specified over the  $-40^{\circ}$ C to  $+85^{\circ}$ C ambient temperature range. This product is protected by a U.S. patent.

#### **PRODUCT HIGHLIGHTS**

- 1. Wide full power bandwidth supports IF sampling of signals up to 9 GHz (-3 dB point).
- 2. Four integrated wide-band decimation filter and NCO blocks supporting multiband receivers.
- 3. Fast NCO switching enabled through GPIO pins.
- 4. Flexible SPI controls various product features and functions to meet specific system requirements.
- 5. Programmable fast overrange detection and signal monitoring.
- 6. On-chip temperature diode for system thermal management.
- 7. 12 mm × 12 mm, 196-ball BGA.

### **SPECIFICATIONS**

#### DC SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, sampling rate = 3000 MHz, 1.7 V p-p full-scale differential input, input amplitude ( $A_{IN}$ ) = -2.0 dBFS, L = 8, M = 2, F = 1, -10°C  $\leq T_{I} \leq +120^{\circ}C^{-1}$ , unless otherwise noted. Typical specifications represent performance at  $T_{J} = 70^{\circ}C$  ( $T_{A} = 25^{\circ}C$ ).

| Table 1.   |       |            |       |        |
|--|-------|------------|-------|--------|
| Parameter  | Min   | Тур        | Max   | Unit   |
| RESOLUTION   | 14    |            |       | Bits   |
| ACCURACY   |       |            |       |        |
| No Missing Codes                                       |       | Guaranteed | ł     |        |
| Offset Error   |       | 0          |       | %FSR   |
| Offset Matching  |       | 0          |       | %FSR   |
| Gain Error   | -5.89 | ±1         | +5.89 | %FSR   |
| Gain Matching  | -2.9  | ±0.2       | +2.9  | %FSR   |
| Differential Nonlinearity (DNL)                        | -0.63 | ±0.4       | +0.74 | LSB    |
| Integral Nonlinearity (INL)                            | -26   | ±б         | +21   | LSB    |
| TEMPERATURE DRIFT                                      |       |            |       |        |
| Offset Error   |       | ±15        |       | ppm/°C |
| Gain Error   |       | 440        |       | ppm/°C |
| INTERNAL VOLTAGE REFERENCE                             |       | 0.5        |       | V      |
| ANALOG INPUTS  |       |            |       |        |
| Differential Input Voltage Range                       |       | 1.7        |       | V р-р  |
| Common-Mode Voltage (V <sub>CM</sub> )                 | 1.32  | 1.35       | 1.52  | V      |
| Differential Input Resistance                          |       | 200        |       | Ω      |
| Differential Input Capacitance                         |       | 0.25       |       | pF     |
| Differential Input Return Loss at 2.1 GHz <sup>2</sup> |       | -7         |       | dB     |
| –3 dB Bandwidth  |       | 9          |       | GHz    |
| POWER SUPPLY   |       |            |       |        |
| AVDD1  | 0.95  | 0.975      | 1.0   | V      |
| AVDD2  | 1.85  | 1.9        | 1.95  | V      |
| AVDD3  | 2.44  | 2.5        | 2.56  | V      |
| AVDD1_SR   | 0.95  | 0.975      | 1.0   | V      |
| DVDD   | 0.95  | 0.975      | 1.0   | V      |
| DRVDD1   | 0.95  | 0.975      | 1.0   | V      |
| DRVDD2   | 1.85  | 1.9        | 1.95  | V      |
| SPIVDD   | 1.85  | 1.9        | 1.95  | V      |
| lavdd1   |       | 640        | 765   | mA     |
| AVDD2  |       | 790        | 885   | mA     |
| lavdd3   |       | 110        | 120   | mA     |
| AVDD1_SR   |       | 24         | 50    | mA     |
| lovdd  |       | 480        | 1020  | mA     |
| ldrvdd1 <sup>3</sup>                                   |       | 320        | 590   | mA     |
| I <sub>DRVDD2</sub>                                    |       | 30         | 35    | mA     |
| Ispivdd  |       | 1          | 5     | mA     |

|   | 1   |      |     |      |
|---|-----|------|-----|------|
| Parameter   | Min | Тур  | Max | Unit |
| POWER CONSUMPTION   |     |      |     |      |
| Total Power Dissipation (Including Output Drivers) <sup>4</sup> |     | 3.3  |     | W    |
| Power-Down Dissipation  |     | 300  |     | mW   |
| Standby⁵  |     | 1.65 |     | mW   |

<sup>1</sup> Junction temperature (T<sub>j</sub>) range of -10°C to +120°C translates to an ambient temperature range of -40°C to+85°C.
 <sup>2</sup> For more information, see the Analog Input Considerations section.
 <sup>3</sup> All lanes running. Power dissipation on DRVDD1 changes with lane rate and number of lanes used.
 <sup>4</sup> Default mode. No DDCs used.
 <sup>5</sup> Can be controlled by SPI.

#### AC SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, sampling rate = 3000 MHz, 1.7 V p-p full-scale differential input, DDC decimation ratio = 8,  $-10^{\circ}C \le T_J \le +120^{\circ}C^1$ , unless otherwise noted. Typical specifications represent performance at  $T_J = 70^{\circ}C$  ( $T_A = 25^{\circ}C$ ).

#### Table 2.

|  | $A_{IN} = -2 \text{ dBFS}$ |        | $A_{IN} = -9 \text{ dBFS}$ |     |        |      |         |
|--|----------------------------|--------|----------------------------|-----|--------|------|---------|
| Parameter <sup>2</sup>   | Min                        | Тур    | Max                        | Min | Тур    | Max  | Unit    |
| ANALOG INPUT FULL SCALE (DIFFERENTIAL)   | 1.1                        | 1.7    | 2.04                       | 1.1 | 1.7    | 2.04 | V p-p   |
| NOISE FIGURE   |                            | 24.5   |                            |     | 24.5   |      | dB      |
| NOISE SPECTRAL DENSITY (NSD)   |                            |        |                            |     |        |      |         |
| Input Frequency (f <sub>IN</sub> ) = 10 MHz, A <sub>IN</sub> = −30 dBFS (2.04 V p-p) |                            | -153.6 |                            |     | -153.6 |      | dBFS/Hz |
| $f_{IN} = 10 \text{ MHz}, A_{IN} = -30 \text{ dBFS}$                                 |                            | -152.0 |                            |     | -152.0 |      | dBFS/Hz |
| $f_{IN} = 255 \text{ MHz}$   |                            | -151.5 |                            |     | -152.0 |      | dBFS/Hz |
| $f_{IN} = 950 \text{ MHz}$   |                            | -150.5 |                            |     | -151.9 |      | dBFS/Hz |
| $f_{IN} = 1870 \text{ MHz}$  |                            | -149.9 |                            |     | -151.9 |      | dBFS/Hz |
| $f_{IN} = 2170 \text{ MHz}$  |                            | -149.7 |                            |     | -151.8 |      | dBFS/Hz |
| $f_{IN} = 2600 \text{ MHz}$  |                            | -148.0 | -143.9                     |     | -151.4 |      | dBFS/Hz |
| IN-BAND SIGNAL-TO-NOISE RATIO (SNR) <sup>3</sup>                                     |                            |        |                            |     |        |      |         |
| f <sub>IN</sub> = 950 MHz, NCO Tuning Frequency = 942.5 MHz                          |                            | 65.8   |                            |     | 67.7   |      | dBFS    |
| f <sub>IN</sub> = 1870 MHz, NCO Tuning Frequency = 1842.0 MHz                        |                            | 65.2   |                            |     | 67.2   |      | dBFS    |
| $f_{IN} = 2170 \text{ MHz}$ , NCO Tuning Frequency = 2140.0 MHz                      |                            | 65.0   |                            |     | 67.1   |      | dBFS    |
| $f_{IN} = 2600 \text{ MHz}$ , NCO Tuning Frequency = 2655.0 MHz                      |                            | 63.4   |                            |     | 66.7   |      | dBFS    |
| IN-BAND SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD) <sup>3</sup>                    |                            |        |                            |     |        |      |         |
| f <sub>IN</sub> = 950 MHz, NCO Tuning Frequency = 942.5 MHz                          |                            | 65.6   |                            |     | 67.7   |      | dBFS    |
| f <sub>IN</sub> = 1870 MHz, NCO Tuning Frequency = 1842.0 MHz                        |                            | 65.1   |                            |     | 67.1   |      | dBFS    |
| $f_{IN} = 2170 \text{ MHz}$ , NCO Tuning Frequency = 2140.0 MHz                      |                            | 64.8   |                            |     | 67.0   |      | dBFS    |
| f <sub>IN</sub> = 2600 MHz, NCO Tuning Frequency = 2655.0 MHz                        |                            | 63.2   |                            |     | 66.5   |      | dBFS    |
| SPURIOUS FREE DYNAMIC RANGE (SFDR), SECOND OR<br>THIRD HARMONIC <sup>4</sup>         |                            |        |                            |     |        |      |         |
| $f_{IN} = 950 \text{ MHz}$   |                            | 71     |                            |     | 78     |      | dBFS    |
| $f_{IN} = 1870 \text{ MHz}$  |                            | 69     |                            |     | 76     |      | dBFS    |
| $f_{IN} = 2170 \text{ MHz}$  |                            | 67     |                            |     | 73     |      | dBFS    |
| $f_{IN} = 2600 \text{ MHz}$  | 51                         | 70     |                            |     | 75     |      | dBFS    |
| IN-BAND SPURIOUS FREE DYNAMIC RANGE (SFDR),<br>WORST HARMONIC <sup>5</sup>           |                            |        |                            |     |        |      |         |
| $f_{IN} = 950 \text{ MHz}$ , NCO Tuning Frequency = 942.5 MHz                        |                            | 71     |                            |     | 91     |      | dBFS    |
| f <sub>IN</sub> = 1870 MHz, NCO Tuning Frequency = 1842.0 MHz                        |                            | 90     |                            |     | 96     |      | dBFS    |
| $f_{IN} = 2170$ MHz, NCO Tuning Frequency = 2140.0 MHz                               |                            | 88     |                            |     | 92     |      | dBFS    |
| f <sub>IN</sub> = 2600 MHz, NCO Tuning Frequency = 2655.0 MHz                        |                            | 89     |                            |     | 92     |      | dBFS    |
| WORST OTHER, EXCLUDING SECOND OR THIRD HARMONIC <sup>6</sup>                         |                            |        |                            |     |        |      |         |
| $f_{IN} = 950 \text{ MHz}$   |                            | -86    |                            |     | -95    |      | dBFS    |
| $f_{IN} = 1870 \text{ MHz}$  |                            | -84    |                            |     | -94    |      | dBFS    |
| $f_{IN} = 2170 \text{ MHz}$  |                            | -83    |                            |     | -94    |      | dBFS    |
| f <sub>IN</sub> = 2600 MHz   |                            | -79    | -66                        |     | -90    |      | dBFS    |

|  |     | $A_{IN} = -2 dBFS$ |     |     | $A_{IN} = -9 \text{ dBFS}$ |     |      |
|--|-----|--------------------|-----|-----|----------------------------|-----|------|
| Parameter <sup>2</sup>   | Min | Тур                | Мах | Min | Тур                        | Max | Unit |
| TWO-TONE INTERMODULATION DISTORTION (IMD), $A_{IN1}$ AND $A_{IN2} = -15.0$ dBFS            |     |                    |     |     |                            |     |      |
| $f_{IN1} = 1.841 \text{ GHz}, f_{IN2} = 1.846 \text{ GHz};$<br>NCO Frequency = 1874.28 MHz |     | N/A <sup>7</sup>   |     |     | 96                         |     | dBFS |
| CROSSTALK <sup>8</sup>   |     | >90                |     |     | >90                        |     | dB   |
| ANALOG INPUT BANDWIDTH, FULL POWER <sup>9</sup>  |     | 5                  |     |     | 5                          |     | GHz  |

<sup>1</sup> Junction temperature (T<sub>j</sub>) range of  $-10^{\circ}$ C to  $+120^{\circ}$ C translates to an ambient temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

<sup>2</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed. <sup>3</sup> In-band SNR is dependent on the DDC decimation ratio (DCM) and is calculated by  $|NSD| = |SNR| + 10 \times \log(f_5/(2 \times DCM))$ , where  $f_5 = ADC$  sample clock rate. <sup>4</sup> SFDR is specified with DDCs bypassed.

<sup>5</sup> In-band SFDR is defined as the worst spur within the alias protected bandwidth of the DDC outputs. When DDCs are enabled, SFDR changes with DDC decimation settings, NCO frequency, and overall frequency plan.

<sup>6</sup> Worst other harmonic is specified with DDCs bypassed.
 <sup>7</sup> N/A means not applicable.
 <sup>8</sup> Crosstalk is measured at 950 MHz with a –2.0 dBFS analog input on one channel, and no input on the adjacent channel.

<sup>9</sup> Full power bandwidth is the bandwidth of operation in which proper ADC performance can be achieved.

#### **DIGITAL SPECIFICATIONS**

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, sampling rate = 3000 MHz, 1.7 V p-p full-scale differential input,  $A_{IN} = -2.0 \text{ dBFS}$ , L = 8, M = 2, F = 1,  $-10^{\circ}C \le T_J \le +120^{\circ}C^1$ , unless otherwise noted. Typical specifications represent performance at  $T_J = 70^{\circ}C$  ( $T_A = 25^{\circ}C$ ).

| Table 3.  |                |             |                      |        |
|---|----------------|-------------|----------------------|--------|
| Parameter   | Min            | Тур         | Max                  | Unit   |
| CLOCK INPUTS (CLK+, CLK-)   |                |             |                      |        |
| Logic Compliance  |                | LVDS/LVPECL |                      |        |
| Differential Input Voltage  | 300            | 800         | 1800                 | mV p-p |
| Input Common-Mode Voltage   |                | 0.675       |                      | V      |
| Input Resistance (Differential)   |                | 106         |                      | Ω      |
| Input Capacitance   |                | 0.9         |                      | рF     |
| Differential Input Return Loss at 3 GHz <sup>2</sup>                                      |                | -9.4        |                      | dB     |
| SYSREF INPUTS (SYSREF+, SYSREF-)  |                |             |                      |        |
| Logic Compliance  |                | LVDS/LVPECL |                      |        |
| Differential Input Voltage  | 400            | 800         | 1800                 | mV p-p |
| Input Common-Mode Voltage   |                | 0.675       | 2.0                  | V      |
| Input Resistance (Differential)   |                | 18          |                      | kΩ     |
| Input Capacitance (Differential)  |                | 1           |                      | рF     |
| LOGIC INPUT (SDIO, SCLK, CSB, PDWN/STBY, FD_A/GPIO_A0,<br>FD_B/GPIO_B0, GPIO_A1, GPIO_B1) |                |             |                      |        |
| Logic Compliance  |                | CMOS        |                      |        |
| Logic 1 Voltage   | 0.65 × SPIVDD  |             |                      | V      |
| Logic 0 Voltage   | 0              |             | $0.35 \times SPIVDD$ | V      |
| Input Resistance  |                | 30          |                      | kΩ     |
| LOGIC OUTPUT (SDIO, FD_A, FD_B)   |                |             |                      |        |
| Logic Compliance  |                | CMOS        |                      |        |
| Logic 1 Voltage ( $I_{OH} = 4 \text{ mA}$ )   | SPIVDD – 0.45V |             |                      | V      |
| Logic 0 Voltage ( $I_{OL} = 4 \text{ mA}$ )   | 0              |             | 0.45                 | V      |
| SYNCIN INPUT (SYNCINB+/SYNCINB-)  |                |             |                      |        |
| Logic Compliance  |                | LVDS/LVPECL |                      |        |
| Differential Input Voltage  | 400            | 800         | 1800                 | mV p-p |
| Input Common-Mode Voltage   |                | 0.675       | 2.0                  | V      |
| Input Resistance (Differential)   |                | 18          |                      | kΩ     |
| Input Capacitance   |                | 1           |                      | рF     |
| SYNCINB+ INPUT  |                |             |                      |        |
| Logic Compliance  |                | CMOS        |                      |        |
| Logic 1 Voltage   | 0.9 × DRVDD1   |             | 2 × DRVDD1           | V      |
| Logic 0 Voltage   |                |             | 0.1 × DRVDD1         | V      |
| Input Resistance  |                | 2.6         |                      | kΩ     |
| DIGITAL OUTPUTS (SERDOUTx±, x = 0 TO 7)   |                |             |                      |        |
| Logic Compliance  |                | SST         |                      |        |
| Differential Output Voltage   | 360            | 560         | 770                  | mV p-p |
| Differential Termination Impedance  | 80             | 100         | 120                  | Ω      |

<sup>1</sup> Junction temperature (T<sub>J</sub>) range of  $-10^{\circ}$ C to  $+120^{\circ}$ C translates to an ambient temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

<sup>2</sup> Reference impedance =  $100 \Omega$ .

#### SWITCHING SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, sampling rate = 3000 MHz, 1.7 V p-p full-scale differential input,  $A_{IN} = -2.0 \text{ dBFS}$ , L = 8, M = 2, F = 1,  $-10^{\circ}\text{C} \le T_J \le +120^{\circ}\text{C}^1$ , unless otherwise noted. Typical specifications represent performance at  $T_J = 70^{\circ}\text{C}$  ( $T_A = 25^{\circ}\text{C}$ ).

| Table 4.  |        |        |        |              |
|---|--------|--------|--------|--------------|
| Parameter   | Min    | Тур    | Max    | Unit         |
| CLOCK   |        |        |        |              |
| Clock Rate (at CLK+/CLK- Pins)                                  |        | 3      | 6      | GHz          |
| Sample Rate <sup>2</sup>  | 2500   | 3000   | 3100   | MSPS         |
| Clock Pulse Width High  | 161.29 | 166.67 | 192.31 | ps           |
| Clock Pulse Width Low   | 161.29 | 166.67 | 192.31 | ps           |
| OUTPUT PARAMETERS   |        |        |        |              |
| Unit Interval (UI) <sup>3</sup>                                 | 62.5   | 66.67  | 592.6  | ps           |
| Rise Time (t <sub>R</sub> ) (20% to 80% into 100 $\Omega$ Load) |        | 26     |        | ps           |
| Fall Time (t <sub>F</sub> ) (20% to 80% into 100 $\Omega$ Load) |        | 26     |        | ps           |
| Phase-Locked Loop (PLL) Lock Time                               |        | 5      |        | ms           |
| Data Rate per Channel (NRZ) <sup>4</sup>                        | 1.6875 | 15     | 16     | Gbps         |
| LATENCY <sup>5</sup>  |        |        |        |              |
| Pipeline Latency  |        | 75     |        | Clock cycles |
| Fast Detect Latency   |        | 26     |        | Clock cycles |
| WAKE-UP TIME  |        |        |        |              |
| Standby   |        | 400    |        | μs           |
| Power-Down  |        | 15     |        | ms           |
| NCO CHANNEL SELCTION TO OUTPUT                                  |        |        | 8      | Clock cycles |
| APERTURE  |        |        |        |              |
| Aperture Delay (t <sub>A</sub> )                                |        | 250    |        | ps           |
| Aperture Uncertainty (Jitter, t」)                               |        | 55     |        | fs rms       |
| Out of Range Recovery Time                                      |        | 1      |        | Clock cycles |

<sup>1</sup> Junction temperature (T<sub>J</sub>) range of -10°C to +120°C translates to an ambient temperature range of -40°C to+85°C.

<sup>2</sup> The maximum sample rate is the clock rate after the divider.

<sup>3</sup> Baud rate = 1/UI. A subset of this range can be supported.

 $^4$  Default L = 8. This number can be changed based on the sample rate and decimation ratio.

<sup>5</sup> No DDCs used. L = 8, M = 2, F = 1.

#### TIMING SPECIFICATIONS

#### Table 5.

| Parameter                           | Description   | Min | Тур | Max | Unit |
|-------------------------------------|---|-----|-----|-----|------|
| CLK+ to SYSREF+ TIMING REQUIREMENTS |   |     |     |     |      |
| t <sub>su_sr</sub>                  | Device clock to SYSREF+ setup time  |     | -65 |     | ps   |
| t <sub>H_SR</sub>                   | Device clock to SYSREF+ hold time   |     | 95  |     | ps   |
| SPI TIMING REQUIREMENTS             |   |     |     |     |      |
| t <sub>Ds</sub>                     | Setup time between the data and the rising edge of SCLK   | 2   |     |     | ns   |
| t <sub>DH</sub>                     | Hold time between the data and the rising edge of SCLK  | 2   |     |     | ns   |
| tсlк                                | Period of the SCLK  | 40  |     |     | ns   |
| ts                                  | Setup time between CSB and SCLK   | 2   |     |     | ns   |
| tн                                  | Hold time between CSB and SCLK  | 2   |     |     | ns   |
| tнібн                               | Minimum period that SCLK must be in a logic high state  | 10  |     |     | ns   |
| t <sub>LOW</sub>                    | Minimum period that SCLK must be in a logic low state   | 10  |     |     | ns   |
| taccess                             | Maximum time delay between falling edge of SCLK and   |     | 6   | 10  | ns   |
|                                     | output data valid for a read operation  | 10  |     |     |      |
| tdis_sdio                           | I me required for the SDIO pin to switch from an output to<br>an input relative to the SCLK rising edge | 10  |     |     | ns   |

#### **Timing Diagrams**



### **ABSOLUTE MAXIMUM RATINGS**

#### Table 6.

| Baramotor   | Dating                         |
|---|--------------------------------|
|   | nauny                          |
| Electrical  |                                |
| AVDD1 to AGND   | 1.05 V                         |
| AVDD1_SR to AGND  | 1.05 V                         |
| AVDD2 to AGND   | 2.0 V                          |
| AVDD3 to AGND   | 2.70 V                         |
| DVDD to DGND  | 1.05 V                         |
| DRVDD1 to DRGND   | 1.05 V                         |
| DRVDD2 to DRGND   | 2.0 V                          |
| SPIVDD to DGND  | 2.0 V                          |
| AGND to DRGND   | -0.3 V to +0.3 V               |
| AGND to DGND  | -0.3 V to +0.3 V               |
| DGND to DRGND   | -0.3 V to +0.3 V               |
| VIN±x to AGND   | AGND - 0.3 V to AVDD3 + 0.3 V  |
| CLK± to AGND  | AGND - 0.3 V to AVDD1 + 0.3 V  |
| SCLK, SDIO, CSB to DGND                                 | DGND – 0.3 V to SPIVDD + 0.3 V |
| PDWN/STBY to DGND                                       | DGND – 0.3 V to SPIVDD + 0.3 V |
| SYSREF± to AGND   | 2.5 V                          |
| SYNCINB± to DRGND                                       | 2.5 V                          |
| Junction Temperature Range (T <sub>J</sub> )            | -40°C to +125°C                |
| Storage Temperature Range,<br>Ambient (T <sub>A</sub> ) | −65°C to +150°C                |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

#### Table 7. Thermal Resistance

| Package Type          | θ <sub>JA</sub> | $\boldsymbol{\theta}_{JC_{TOP}}$ | Ψ <sub>JB</sub> | Ψ,π  | Unit |
|-----------------------|-----------------|----------------------------------|-----------------|------|------|
| BP-196-4 <sup>1</sup> | 16.26           | 1.4                              | 5.44            | 1.68 | °C/W |

<sup>1</sup> Test Condition 1: Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with 190 thermal vias. See JEDEC JESD51.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**

|   | 1                 | 2                 | 3                 | 4                  | 5                  | 6                 | 7                 | 8                 | 9                 | 10                | 11                 | 12                | 13                | 14                |
|---|-------------------|-------------------|-------------------|--------------------|--------------------|-------------------|-------------------|-------------------|-------------------|-------------------|--------------------|-------------------|-------------------|-------------------|
| A | AVDD2             | AVDD2             | AVDD1             | AVDD1 <sup>1</sup> | AVDD1 <sup>1</sup> | AGND <sup>1</sup> | CLK+              | CLK-              | AGND <sup>1</sup> | AVDD11            | AVDD1 <sup>1</sup> | AVDD1             | AVDD2             | AVDD2             |
| в | AVDD2             | AVDD2             | AVDD1             | AVDD1 <sup>1</sup> | AGND               | AGND <sup>1</sup> | AGND <sup>1</sup> | AGND <sup>1</sup> | AGND <sup>1</sup> | AGND              | AVDD11             | AVDD1             | AVDD2             | AVDD2             |
| с | AVDD2             | AVDD2             | AVDD1             | AGND               | AGND               | AGND <sup>1</sup> | AGND <sup>1</sup> | AGND <sup>1</sup> | AGND <sup>1</sup> | AGND              | AGND               | AVDD1             | AVDD2             | AVDD2             |
| D | AVDD3             | AGND              | AGND              | AGND               | AGND               | AGND              | AGND <sup>1</sup> | AGND <sup>1</sup> | AGND              | AGND              | AGND               | AGND              | AGND              | AVDD3             |
| E | VIN-B             | AGND              | AGND              | AGND               | AGND               | AGND <sup>2</sup> | AVDD1_SR          | AGND <sup>2</sup> | AGND              | AGND              | AGND               | AGND              | AGND              | VIN–A             |
| F | VIN+B             | AGND              | AGND              | AGND               | AGND               | AGND              | SYSREF+           | SYSREF-           | AGND              | AGND              | AGND               | AGND              | AGND              | VIN+A             |
| G | AVDD3             | AGND              | AGND              | AGND               | AGND               | AGND              | AGND              | AGND              | AGND              | AGND              | AGND               | AGND              | AGND              | AVDD3             |
| н | AGND              | AGND              | AGND              | AGND               | AGND               | AGND              | AGND              | AGND              | AGND              | VREF              | AGND               | AGND              | AGND              | AGND              |
| J | AGND              | AGND              | AGND              | AGND               | AGND               | AGND              | AGND              | AGND              | AGND              | AGND              | AGND               | AGND              | AGND              | AGND              |
| к | AGND <sup>3</sup> | AGND <sup>3</sup> | AGND <sup>3</sup> | AGND <sup>3</sup>  | AGND <sup>3</sup>  | AGND <sup>3</sup> | AGND <sup>3</sup> | AGND <sup>3</sup> | AGND <sup>3</sup> | AGND <sup>3</sup> | AGND <sup>3</sup>  | AGND <sup>3</sup> | AGND <sup>3</sup> | AGND <sup>3</sup> |
| L | DGND              | GPIO_B1           | SPIVDD            | FD_B/<br>GPIO_B0   | CSB                | SCLK              | SDIO              | PDWN/<br>STBY     | FD_A/<br>GPIO_A0  | SPIVDD            | GPIO_A1            | DGND              | DGND              | DGND              |
| м | DGND              | DGND              | DRGND             | DRGND              | DRVDD1             | DRVDD1            | DRVDD1            | DRVDD1            | DRGND             | DRGND             | DRVDD1             | DRGND             | DRVDD2            | DVDD              |
| N | DVDD              | DVDD              | DRGND             | SERDOUT7+          | SERDOUT6+          | SERDOUT5+         | SERDOUT4+         | SERDOUT3+         | SERDOUT2+         | SERDOUT1+         | SERDOUT0+          | DRGND             | SYNCINB+          | DVDD              |
| Ρ | DVDD              | DVDD              | DRGND             | SERDOUT7-          | SERDOUT6-          | SERDOUT5-         | SERDOUT4-         | SERDOUT3-         | SERDOUT2-         | SERDOUT1-         | SERDOUT0-          | DRGND             | SYNCINB-          | DVDD              |

<sup>1</sup>DENOTES CLOCK DOMAIN. <sup>2</sup>DENOTES SYSREF± DOMAIN. <sup>3</sup>DENOTES ISOLATION DOMAIN.

Figure 4. Pin Configuration (Top View)

15548-005

#### Table 8. Pin Function Descriptions<sup>1</sup>

| Pin No.                              | Mnemonic             | Туре         | Description   |
|--------------------------------------|----------------------|--------------|---|
| Power Supplies                       |                      |              |   |
| A3, A12, B3, B12, C3, C12            | AVDD1                | Power        | Analog Power Supply (0.975 V Nominal).                  |
| A4, A5, A10, A11, B4, B11            | AVDD1 <sup>2</sup>   | Power        | Analog Power Supply for the Clock Domain (0.975 V       |
|                                      |                      |              | Nominal).   |
| A1, A2, A13, A14, B1, B2, B13, B14,  | AVDD2                | Power        | Analog Power Supply (1.9 V Nominal).                    |
| C1, C2, C13, C14                     |                      |              |   |
| D1, D14, G1, G14                     | AVDD3                | Power        | Analog Power Supply (2.5 V Nominal).                    |
| E7                                   | AVDD1_SR             | Power        | Analog Power Supply for SYSREF± (0.975 V Nominal).      |
| L3, L10                              | SPIVDD               | Power        | Digital Power Supply for SPI (1.9 V Nominal).           |
| M14, N1, N2, N14, P1, P2, P14        | DVDD                 | Power        | Digital Power Supply (0.975 V Nominal).                 |
| M5 to M8, M11                        | DRVDD1               | Power        | Digital Driver Power Supply (0.975 V Nominal).          |
| M13                                  | DRVDD2               | Power        | Digital Driver Power Supply (1.9 V Nominal).            |
| B5, B10, C4, C5, C10, C11, D2 to D6, | AGND                 | Ground       | Analog Ground. These pins connect to the analog         |
| D9 to D13, E2 to E5, E9 to E13,      |                      |              | ground plane.   |
| F2 to F6, F9 to F13, G2 to G13,      |                      |              |   |
| H1 to H9, H11 to H14, J1 to J14      |                      |              |   |
| A6, A9, B6 to B9, C6 to C9, D7, D8   | AGND <sup>2</sup>    | Ground       | Ground Reference for Clock Domain.                      |
| E6, E8                               | AGND <sup>3</sup>    | Ground       | Ground Reference for SYSREF±.                           |
| K1 to K14                            | AGND <sup>4</sup>    | Ground       | Isolation Ground.                                       |
| L1, L12 to L14, M1, M2               | DGND                 | Ground       | Digital Control Ground Supply. These pins connect to    |
|                                      |                      |              | the digital ground plane.                               |
| M3, M4, M9, M10, M12, N3, N12,       | DRGND                | Ground       | Digital Driver Ground Supply. These pins connect to     |
| P3, P12                              |                      |              | the digital driver ground plane.                        |
| Analog                               |                      |              |   |
| E1, F1                               | VIN–B, VIN+B         | Input        | ADC B Analog Input Complement/True.                     |
| E14, F14                             | VIN–A, VIN+A         | Input        | ADC A Analog Input Complement/True.                     |
| A7, A8                               | CLK+, CLK–           | Input        | Clock Input True/Complement.                            |
| H10                                  | VREF                 | Input/DNC    | 0.50 V Reference Voltage Input/Do Not Connect. This     |
|                                      |                      |              | pin is configurable through the SPI as a no connect or  |
|                                      |                      |              | an input. Do not connect this pin if using the internal |
|                                      |                      |              | input if using an external voltage reference source     |
| CMOS Inputs/Outputs                  |                      |              | input in using an external voltage reference source.    |
|                                      |                      | Input/Output |   |
|                                      |                      | Input/Output | Eact Datast Outputs for Channel R/GRIO RO               |
|                                      |                      | Input/Output | Fast Detect Outputs for Channel A/CPIO A0               |
|                                      |                      | Input/Output |   |
| LII<br>Disital la secta              |                      | input/Output | GPICAT.   |
|                                      |                      |              |   |
| F7, F8                               | SYSKEF+, SYSKEF-     | Input        | Active High JESD204B LVDS System Reference Input        |
| N12                                  |                      | Input        | Active Low JESD204P LVDS/CMOS Sync Input True           |
|                                      |                      | Input        | Active Low JESD204B LVDS/CMOS Sync input free           |
| PI3                                  | STINCIND-            | input        | Active Low JESD204B LVDS Sync input Complement.         |
|                                      |                      | <b>A A A</b> |   |
| N4, P4                               | SERDOUT/+, SERDOUT/- | Output       | Lane / Output Data True/Complement.                     |
| N5, P5                               | SERDOUT6+, SERDOUT6- | Output       | Lane 6 Output Data True/Complement.                     |
| N6, P6                               | SERDOUT5+, SERDOUT5- | Output       | Lane 5 Output Data True/Complement.                     |
| N7, P7                               | SERDOUT4+, SERDOUT4– | Output       | Lane 4 Output Data True/Complement.                     |
| N8, P8                               | SERDOUT3+, SERDOUT3- | Output       | Lane 3 Output Data True/Complement.                     |
| N9, P9                               | SERDOUT2+, SERDOUT2- | Output       | Lane 2 Output Data True/Complement.                     |
| N10, P10                             | SERDOUT1+, SERDOUT1- | Output       | Lane 1 Output Data True/Complement.                     |
| N11, P11                             | SERDOUT0+, SERDOUT0- | Output       | Lane 0 Output Data True/Complement.                     |

### **Data Sheet**

| Pin No.          | Mnemonic  | Туре         | Description   |
|------------------|-----------|--------------|---|
| Digital Controls |           |              |   |
| L8               | PDWN/STBY | Input        | Power-Down Input (Active High). The operation of this pin depends on the SPI mode and can be configured as power-down or standby. |
| L5               | CSB       | Input        | SPI Chip Select (Active Low).   |
| L6               | SCLK      | Input        | SPI Serial Clock.   |
| L7               | SDIO      | Input/Output | SPI Serial Data Input/Output.   |

<sup>1</sup> See the Theory of Operation section and Applications Information section for more information on isolating the planes for optimal performance.
 <sup>2</sup> Denotes clock domain.
 <sup>3</sup> Denotes SYSREF± domain.

-

<sup>4</sup> Denotes isolation domain.

### **TYPICAL PERFORMANCE CHARACTERISTICS**

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, sampling rate = 3000 MHz, 1.7 V p-p full-scale differential input, DDC decimation rate = 8, default buffer current settings, T<sub>A</sub> =  $25^{\circ}$ C, 128,000 FFT sample, unless otherwise noted. See Table 10 for the recommended settings.



Figure 5. Single-Tone FFT at  $f_{IN} = 960$  MHz, NCO Frequency = 942.5 MHz,  $A_{IN} = -2$  dBFS,  $f_{S} = 2.94912$  GHz



Figure 6. Single-Tone FFT at  $f_{N} = 960$  MHz, NCO Frequency = 942.5 MHz,  $A_{IN} = -9$  dBFS;  $f_{S} = 2.94912$  GHz



Figure 7. Single-Tone FFT at  $f_{IN} = 1870$  MHz, NCO Frequency = 1842 MHz,  $A_{IN} = -2$  dBFS;  $f_S = 2.94912$  GHz



Figure 8. Single-Tone FFT at  $f_{IN} = 1870$  MHz, NCO Frequency = 1842 MHz,  $A_{IN} = -9$  dBFS;  $f_S = 2.94912$  GHz



Figure 9. Single-Tone FFT at  $f_{IN} = 2170$  MHz, NCO Frequency = 2140 MHz,  $A_{IN} = -2$  dBFS;  $f_S = 2.94912$  GHz



Figure 10. Single-Tone FFT at  $f_{IN} = 2170$  MHz, NCO Frequency = 2140 MHz,  $A_{IN} = -9$  dBFS;  $f_5 = 2.94912$  GHz

### **Data Sheet**



Figure 11. Single-Tone FFT at  $f_{IN} = 2690$  MHz, NCO Frequency = 2655 MHz,  $A_{IN} = -2$  dBFS;  $f_S = 2.94912$  GHz



Figure 12. Single-Tone FFT at  $f_{IN} = 2690$  MHz, NCO Frequency = 2655 MHz,  $A_{IN} = -2$  dBFS;  $f_S = 2.94912$  GHz







Figure 15. Second Harmonic Distortion (HD2) vs.  $f_{IN}$ ;  $A_{IN} = -2 \ dBFS \ and -9 \ dBFS$ 



### AD6688

5548-221



 $f_{IN1} = 2137.5 \text{ MHz}, f_{IN2} = 2142.5 \text{ MHz}$ 





Figure 30. Input Bandwidth (see Figure 46 for Input Configuration)



### **EQUIVALENT CIRCUITS**



Figure 33. Clock Inputs



Figure 36. SYNCINB± Inputs





Figure 40. FD\_A/GPIO\_A0, FD\_B/GPIO\_B0, Input/Outputs



### THEORY OF OPERATION

The AD6688 has two analog input channels and up to eight JESD204B output lane pairs. The ADC samples wide bandwidth analog signals of up to 5 GHz. The actual 3 dB roll-off of the analog inputs is greater than 9 GHz. The AD6688 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

The AD6688 has several functions that simplify the AGC function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect output bits of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input.

The Subclass 1 JESD204B-based high speed serialized output data lanes can be configured in one lane (L = 1), two lane (L = 2), four lane (L = 4), and eight lane (L = 8) configurations, depending on the sample rate and the decimation ratio. Multiple device synchronization is supported through the SYSREF± and SYNCINB± input pins. The SYSREF± pin in the AD6688 can also be used as a timestamp of data as it passes through the ADC and out the JESD204B interface.

#### **ADC ARCHITECTURE**

The architecture of the AD6688 consists of an input buffered pipelined ADC. The input buffer provides a termination impedance to the analog input signal. This termination impedance is set to 200  $\Omega$ . The equivalent circuit diagram of the analog input termination is shown in Figure 32. The input buffer is optimized for high linearity, low noise, and low power across a wide bandwidth.

The input buffer provides a linear high input impedance (for ease of drive) and reduces kickback from the ADC. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample; at the same time, the remaining stages operate with the preceding samples. Sampling occurs on the rising edge of the clock.

#### ANALOG INPUT CONSIDERATIONS

The analog input to the AD6688 is a differential buffer. The internal common-mode voltage of the buffer is 1.35 V. The clock signal alternately switches the input circuit between sample mode and hold mode.

Either a differential capacitor or two single-ended capacitors (or a combination of both) can be placed on the inputs to provide a matching passive network. These capacitors ultimately create a low-pass filter that limits unwanted broadband noise. For more information, refer to the *Analog Dialogue* article "Transformer-Coupled Front-End for Wideband A/D Converters" (Volume 39, April 2005). In general, the precise front-end

network component values depend on the application.

Figure 44 shows the differential input return loss curve for the analog inputs across a frequency range of 100 MHz to 10 GHz. The reference impedance is 100  $\Omega$ .





For best dynamic performance, the source impedances driving VIN+x and VIN-x must be matched such that common-mode settling errors are symmetrical. These errors are reduced by the common-mode rejection of the ADC. An internal reference buffer creates a differential reference that defines the span of the ADC core.

Maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. For the AD6688, the available span is programmable through the SPI port from 1.1 V p-p to 2.04 V p-p differential, with 1.7 V p-p differential being the default.