

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit SAR ADC

Data Sheet

AD7091R-2/AD7091R-4/AD7091R-8

FEATURES

Ultralow system power

Flexible power/throughput rate management

Normal mode

1.4 mW at 1 MSPS

Power-down mode

550 nA typical at $V_{DD} = 5.25 \text{ V}$

435 nA typical at $V_{DD} = 3 V$

Programmable ALERT interrupt pin (4-/8-channel models)

High performance

1 MSPS throughput with no latency/pipeline delay

SNR: 70 dB typical at 10 kHz input frequency

THD: -80 dB typical at 10 kHz input frequency

INL: ±0.7 LSB typical, ±1.0 LSB maximum

Small system footprint

On-chip accurate 2.5 V reference, 5 ppm/°C typical drift

MUX_{OUT}/ADC_{IN} to allow single buffer amplifier

Daisy-chain mode

16-lead, 20-lead, and 24-lead 4 mm × 4 mm LFCSP packages

16-lead, 20-lead, and 24-lead TSSOP packages

Easy to use

 $SPI/QSPI^{\text{\tiny{TM}}}/MICROWIRE^{\text{\tiny{TM}}}/DSP\ compatible\ digital\ interface$

Integrated programmable channel sequencer

BUSY indication available (4-/8-channel models)

Built in features for control and monitoring applications

GPOx pins available (4-/8-channel models)

Wide operating range

Temperature range: -40°C to +125°C

Specified for V_{DD} of 2.7 V to 5.25 V

APPLICATIONS

Battery-powered systems
Personal digital assistants
Medical instruments
Mobile communications
Instrumentation and control systems
Data acquisition systems
Optical sensors
Diagnostic/monitoring functions

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

GENERAL DESCRIPTION

The AD7091R-2/AD7091R-4/AD7091R-8 family is a multichannel 12-bit, ultralow power, successive approximation analog-to-digital converter (ADC) that is available in two, four, or eight analog input channel options. The AD7091R-2/AD7091R-4/AD7091R-8 operate from a single 2.7 V to 5.25 V power supply and are capable of achieving a sampling rate of 1 MSPS.

The AD7091R-2/AD7091R-4/AD7091R-8 family offers up to eight single-ended analog input channels with a channel sequencer that allows a preprogrammed selection of channels to be converted sequentially. The AD7091R-2/AD7091R-4/ AD7091R-8 also feature an on-chip conversion clock, an on-chip accurate 2.5 V reference, and a high speed serial interface.

The AD7091R-2/AD7091R-4/AD7091R-8 have a serial port interface (SPI) that allows data to be read after the conversion while achieving a 1 MSPS throughput rate. The conversion process and data acquisition are controlled using the CONVST pin.

The AD7091R-2/AD7091R-4/AD7091R-8 use advanced design techniques to achieve ultralow power dissipation at high throughput rates. They also feature flexible power management options. An on-chip configuration register allows the user to set up different operating conditions. These include power management, alert functionality, busy indication, channel sequencing, and general-purpose output pins. The MUX $_{\rm OUT}$ and ADC $_{\rm IN}$ pins allow signal conditioning of the multiplexer output prior to acquisition by the ADC.

TABLE OF CONTENTS		
Features	Addressing Registers	23
Applications1	Conversion Result Register	24
Functional Block Diagram 1	Channel Register	
General Description	Configuration Register	
Revision History2	č č	
·	Alert Indication Register	
Specifications	Channel x Low Limit Register	
Timing Specifications	Channel x High Limit Register	30
Absolute Maximum Ratings7	Channel x Hysteresis Register	30
Thermal Resistance	Serial Port Interface	3]
ESD Caution	Reading Conversion Result	31
Pin Configurations and Function Descriptions	Writing Data to the Registers	3]
Typical Performance Characteristics	Reading Data from the Registers	
Terminology	Power-On Device Initialization	
Theory of Operation	Modes of Operation	
• •	-	
Circuit Information	Normal Mode	
Converter Operation	Power-Down Mode	
ADC Transfer Function	ALERT (AD7091R-4 and AD7091R-8 Only)	35
Reference	BUSY (AD7091R-4 and AD7091R-8 Only)	35
Power Supply	Channel Sequencer	36
Device Reset	Daisy Chain	37
Typical Connection Diagram	Outline Dimensions	
Analog Input	Ordering Guide	
* *	Ordering Guide	42
Driver Amplifier Choice		
Registers		
DEVICION LICTORY		
REVISION HISTORY		,
12/15—Rev. B to Rev. C Change to the Reference Section	Changes to Table 5	
Change to the Reference Section	Added Figure 8	
11/14—Rev. A to Rev. B	Added Figure 10	
Added Endnote 1	Changes to Table 7	
Added Total Power Dissipation (Normal Mode) of 0.080 mW 4	Added Power Supply Section and Table 8; Renumbered	
Changes to Table 25	Sequentially	20
Added Device Reset Section and Figure 43; Renumbered	Added Driver Amplifier Choice Section and Table 9	
Sequentially	Changes to Table 16	
Added Power-On Device Initialization Section and Figure 5333	Changed Serial Interface Section to Serial Port Interface	
7/14—Rev. 0 to Rev. A	Section	31
Added 16-Lead LFCSP, 20-Lead LFCSP, and	Changes to Figure 52	33
24-Lead LFCSPUniversal	Updated Outline Dimensions	
Changes to Features Section	Changes to Ordering Guide	
Changes to General Description Section		
Changes to Table 1	12/13—Revision 0: Initial Version	
Changes to Table 4		
Added Figure 6; Renumbered Sequentially		

SPECIFICATIONS

 $V_{\rm DD}$ = 2.7 V to 5.25 V, $V_{\rm DRIVE}$ = 1.8 V to 5.25 V, $V_{\rm REF}$ = 2.5 V internal reference, f_{SAMPLE} = 1 MSPS, f_{SCLK} = 50 MHz, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE	f _{IN} = 10 kHz sine wave				
Signal-to-Noise Ratio (SNR)		66.5	70		dB
Signal-to-Noise-and-Distortion (SINAD) Ratio		65.5	69		dB
Total Harmonic Distortion (THD)			-80		dB
Spurious-Free Dynamic Range (SFDR)	f _{IN} = 1 kHz sine wave		-81		dB
Channel-to-Channel Isolation			-95		dB
Aperture Delay			5		ns
Aperture Jitter			40		ps
Full Power Bandwidth	At –3 dB		1.5		MHz
	At -0.1 dB		1.2		MHz
DC ACCURACY					
Resolution		12			Bits
Integral Nonlinearity (INL)	V _{DD} ≥ 3.0 V	-1	±0.7	+1	LSB
, ,	V _{DD} ≥ 2.7 V	-1.25	±0.8	+1.25	LSB
Differential Nonlinearity (DNL)	Guaranteed no missing codes to 12 bits	-0.9	±0.3	+0.9	LSB
Offset Error	T _A = 25°C	-1.5	0.2	+1.5	mV
Offset Error Matching	T _A = 25°C	-1.5	0.2	+1.5	mV
Offset Error Drift	== =		2		ppm/°C
Gain Error	T _A = 25°C	-0.1	0.0	+0.1	% FS
Gain Error Matching	T _A = 25°C	-0.1	0.0	+0.1	% FS
Gain Error Drift	== =		2		ppm/°C
ANALOG INPUT					111
Input Voltage Range ¹	At ADC _{IN}	0		V_{REF}	V
DC Leakage Current	1.5.12 2	-1		+1	μA
Input Capacitance ²	During acquisition phase		10		pF
put capacitance	Outside acquisition phase		1.5		pF
Multiplexer On Resistance	V _{DD} = 5.0 V		50		Ω
manuprene em nesistance	$V_{DD} = 2.5 \text{ V}$		100		Ω
VOLTAGE REFERENCE INPUT/OUTPUT					1
REF _{out} ³	Internal reference output, T _A = 25°C	2.49	2.5	2.51	V
REF _{IN} ³	External reference input	1.0	_,,	V_{DD}	V
Drift	External reference input	1.0	5	• 55	ppm/°C
Power-On Time	$C_{REF} = 2.2 \mu\text{F}$		50		ms
LOGIC INPUTS	Chei Ziz pi				1113
Input High Voltage (V _H)		0.7 × V _{DRIVE}			V
Input Low Voltage (V _{IL})		O.7 X V DRIVE		$0.3 \times V_{DRIVE}$	v
Input Current (I _{IN})	Typically 10 nA, $V_{IN} = 0 \text{ V or } V_{DRIVE}$	-1		+1	μΑ
LOGIC OUTPUTS	Typically 10 11/1, VIN = 0 V OI VDRIVE	1		1.1	μπ
Output High Voltage (V _{OH})	Isource = 200 μA	V _{DRIVE} - 0.2			V
Output Fight Voltage (Vol.)	ISOURCE = $200 \mu A$ Isink = $200 \mu A$	V DRIVE - U.Z		0.4	V
Floating State Leakage Current	13/10κ — 200 μΛ	-1		+1	
Output Coding				+ I al) binary	μΑ

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
CONVERSION RATE					
Conversion Time				600	ns
Transient Response	Full-scale step input			400	ns
Throughput Rate				1	MSPS
POWER REQUIREMENTS					
V_{DD}		2.7		5.25	V
V_{DRIVE}	Specified performance	2.7		5.25	V
V _{DRIVE} Range ⁴	Functional	1.8		5.25	V
I _{DD}	$V_{IN} = 0 V$				
Normal Mode—Static⁵	$V_{DD} = 5.25 \text{ V}$		22	50	μΑ
	$V_{DD} = 3 V$		21.6	46	μΑ
Normal Mode—Operational	$V_{DD} = 5.25 \text{ V}, f_{SAMPLE} = 1 \text{ MSPS}$		500	570	μΑ
	$V_{DD} = 3 \text{ V, } f_{SAMPLE} = 1 \text{ MSPS}$		450	530	μΑ
Power-Down Mode	$V_{DD} = 5.25 \text{ V}$		0.550	17	μΑ
	$V_{DD} = 5.25 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		0.550	6	μΑ
	$V_{DD} = 3 V$		0.435	15	μΑ
IDRIVE	$V_{IN} = 0 V$				
Normal Mode—Static ⁶	$V_{DRIVE} = 5.25 V$		2	4	μΑ
	$V_{DRIVE} = 3 V$		1	3.5	μΑ
Normal Mode—Operational	$V_{DRIVE} = 5.25 \text{ V}, f_{SAMPLE} = 1 \text{ MSPS}$		30	70	μΑ
	$V_{DRIVE} = 3 V$, $f_{SAMPLE} = 1 MSPS$		10	15	μΑ
Power-Down Mode	$V_{DRIVE} = 5.25 V$			1	μΑ
	$V_{DRIVE} = 3 V$			1	μΑ
Total Power Dissipation ⁷	$V_{IN} = 0 V$				
Normal Mode—Static	$V_{DD} = V_{DRIVE} = 5.25 V$		0.130	0.290	mW
	$V_{DD} = V_{DRIVE} = 3 V$		0.070	0.149	mW
Normal Mode—Operational	$V_{DD} = V_{DRIVE} = 5.25 \text{ V}, f_{SAMPLE} = 1 \text{ MSPS}$		2.8	3.4	mW
	$V_{DD} = V_{DRIVE} = 3 \text{ V, } f_{SAMPLE} = 1 \text{ MSPS}$		1.4	1.7	mW
	$V_{DD} = V_{DRIVE} = 3 \text{ V, } f_{SAMPLE} = 100 \text{ SPS}$		0.080		mW
Power-Down Mode	$V_{DD} = 5.25 \text{ V}$		3	95	μW
	$V_{DD} = 5.25 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		3	33	μW
	$V_{DD} = V_{DRIVE} = 3 V$		1.4	50	μW

 $^{^{\}rm 1}$ Multiplexer input voltage should not exceed $V_{\text{DD}}.$

² Sample tested during initial release to ensure compliance.

³ When referring to a single function of a multifunction pin in the parameters, only the portion of the pin name that is relevant to the specification is listed. For full pin names of multifunction pins, refer to the Pin Configurations and Function Descriptions section.

4 Device is functional and meets dynamic performance/dc accuracy specifications with V_{DRIVE} down to 1.8 V, but the device is not capable of achieving a throughput of

⁵ SCLK operates in burst mode, and \overline{CS} idles high. With a free running SCLK and \overline{CS} pulled low, the I_{DD} static current is increased by 30 μ A typical at V_{DD} = 5.25 V. ⁶ SCLK operates in burst mode, and \overline{CS} idles high. With a free running SCLK and \overline{CS} pulled low, the I_{DRIVE} static current is increased by 32 μ A typical at V_{DRIVE} = 5.25 V.

 $^{^{7}}$ Total power dissipation includes contributions from V_{DD} , V_{DRIVE} , and REF_{IN} (see Note 2).

TIMING SPECIFICATIONS

 $V_{\rm DD} = 2.7~V~to~5.25~V, V_{\rm DRIVE} = 1.8~V~to~5.25~V, T_{\rm A} = T_{\rm MIN}~to~T_{\rm MAX},~unless~otherwise~noted.$

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit
Conversion Time: CONVST Falling Edge to Data Available	tconvert			600	ns
Acquisition Time	t _{ACQ}	400			ns
Time Between Conversions (Normal Mode)	t cyc	1000			ns
CONVST Pulse Width	tcnvpw	10		500	ns
SCLK Period (Normal Mode)	t sclk				
V _{DRIVE} Above 2.7 V		16			ns
V _{DRIVE} Above 1.8 V		22			ns
SCLK Period (Chain Mode)	tsclk				
V _{DRIVE} Above 2.7 V		20			ns
V _{DRIVE} Above 1.8 V		25			ns
SCLK Low Time	t sclkl	6			ns
SCLK High Time	t sclkh	6			ns
SCLK Falling Edge to Data Remains Valid	t HSDO	5			ns
SCLK Falling Edge to Data Valid Delay	t _{DSDO}				
V _{DRIVE} Above 4.5 V				12	ns
V _{DRIVE} Above 3.3 V				13	ns
V _{DRIVE} Above 2.7 V				14	ns
V _{DRIVE} Above 1.8 V				20	ns
End of Conversion to CS Falling Edge	t EOCCSL	5			ns
CS Low to SDO Enabled	t _{EN}			5	ns
CS High or Last SCLK Falling Edge to SDO High Impedance	t _{DIS}			5	ns
SDI Data Setup Time Prior to SCLK Rising Edge	tssdisclk	5			ns
SDI Data Hold Time After SCLK Rising Edge	thsdisclk	2			ns
Last SCLK Falling Edge to Next CONVST Falling Edge	t _{QUIET}	50			ns
RESET Pulse Width	t _{RESETPW}	10			ns
RESET Pulse Delay Upon Power Up	treset_delay	50			ns
Time Between Conversions (Power On Software Reset)	tcyc reset	2			μs





Figure 2. Load Circuit for Digital Interface Timing



NOTES

1FOR $V_{DRIVE} \le 3.0V$, X = 90 AND Y = 10; FOR $V_{DRIVE} > 3.0V$, X = 70 AND Y = 30. 2MINIMUM V_{IH} AND MAXIMUM V_{IL} USED. SEE SPECIFICATIONS FOR DIGITAL INPUTS PARAMETER IN TABLE 2.

Figure 3. Voltage Levels for Timing

Timing Diagram




Figure 4. Serial Port Timing

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 3.

Parameter	Rating
V _{DD} to GND	−0.3 V to +7 V
V _{DRIVE} to GND	−0.3 V to +7 V
Analog Input Voltage to GND	$-0.3 \text{ V to V}_{REF} + 0.3 \text{ V}$
Digital Input ¹ Voltage to GND	$-0.3 \text{ V to V}_{DRIVE} + 0.3 \text{ V}$
Digital Output ² Voltage to GND	$-0.3 \text{ V to V}_{DRIVE} + 0.3 \text{ V}$
Input Current to Any Pin Except Supplies ³	±10 mA
Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
ESD	
Human Body Model (HBM)	1.5 kV
Field Induced Charged Device Model (FICDM)	500 V

¹ The digital input pins include the following: RESET, CONVST, SDI, SCLK, and CS.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	θις	Unit
24-Lead LFCSP	47.3	27.78	°C/W
24-Lead TSSOP	73.54	14.94	°C/W
20-Lead LFCSP	49.05	29.18	°C/W
20-Lead TSSOP	84.29	18.43	°C/W
16-Lead LFCSP	50.58	29.64	°C/W
16-Lead TSSOP	106.03	28.31	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² The digital output pins include the following: SDO, GPO₁, and ALERT/BUSY/GPO₀.

³ Transient currents of up to 100 mA do not cause SCR latch-up.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 5. 2-Channel, 16-Lead TSSOP Pin Configuration






Figure 6. 2-Channel, 16-Lead LFCSP Pin Configuration

Table 5. 2-Channel, 16-Lead LFCSP and 16-Lead TSSOP Pin Function Descriptions

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	15	CS	Chip Select Input. When CS is held low, the serial bus enables, and CS frames the output data on the SPI.
2	16	RESET	Reset. Logic input.
3	1	V _{DD}	Power Supply Input. The V_{DD} range is from 2.7 V to 5.25 V. Decouple this supply pin to GND.
4	2	REGCAP	Decoupling Capacitor Pin for Voltage Output from Internal Regulator. Decouple this output pin separately to GND using a 1.0 μF capacitor.
5	3	REF _{IN} /REF _{OUT}	Voltage Reference Output, 2.5 V. Decouple this pin to GND. Typical recommended decoupling capacitor value is 2.2 μ F. The user can either access the internal 2.5 V reference or overdrive the internal reference with the voltage applied to this pin. The reference voltage range for an externally applied reference is 1.0 V to V _{DD} .
6, 11	4, 9	GND	Chip Ground Pins. These pins are the ground reference point for all circuitry on the AD7091R-2.
7	5	MUX _{OUT}	Multiplexer Output. The output of the multiplexer appears at this pin. If no external filtering or buffering is required, tie this pin directly to the ADC _{IN} pin; otherwise, tie the output of the conditioning network to the ADC _{IN} pin.
8	6	V _{IN} 0	Analog Input 0. Single-ended analog input. The analog input range is 0 V to VREF.
9	7	V _{IN} 1	Analog Input 1. Single-ended analog input. The analog input range is 0 V to V _{REF} .
10	8	ADC _{IN}	ADC Input. This pin allows access to the on-chip track-and-hold. If no external filtering or buffering is required, tie this pin directly to the MUX $_{OUT}$ pin; otherwise tie the input of the conditioning network to the MUX $_{OUT}$ pin.
12	10	SDI	Serial Data Input Bus. This input provides the data written to the on-chip control registers. Data clocks into the registers on the falling edge of the SCLK input. Provide data MSBs first.
13	11	SDO	Serial Data Output Bus. The conversion output data is supplied to this pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input, and 13 SCLKs are required to access the data. The data is provided MSB first.
14	12	SCLK	Serial Clock. This pin acts as the serial clock input.
15	13	CONVST	Convert Start Input Signal. Edge triggered logic input. The falling edge of CONVST places the track- and-hold mode into hold mode and initiates a conversion.
16	14	V _{DRIVE}	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. Connect decoupling capacitors between V_{DRNVE} and GND. Typical recommended values are 10 μ F and 0.1 μ F. The voltage range on this pin is 1.8 V to 5.25 V and may be different to the voltage range at V_{DD} .
Not applicable	17	EPAD	Exposed Pad. The exposed pad is not connected internally. It is recommended that the pad be soldered to GND.








Figure 8. 4-Channel, 20-Lead LFCSP Pin Configuration

Table 6. 4-Channel, 20-Lead LFCSP and 20-Lead TSSOP Pin Function Descriptions

Pin	No.		
TSSOP	LFCSP	Mnemonic	Description
1	19	CS	Chip Select Input. When CS is held low, the serial bus enables, and CS frames the output data on the SPI.
2	20	RESET	Reset. Logic input.
3	1	V_{DD}	Power Supply Input. The V_{DD} range is from 2.7 V to 5.25 V. Decouple this supply pin to GND.
4	2	REGCAP	Decoupling Capacitor Pin for Voltage Output from Internal Regulator. Decouple this output pin separately to GND using a 1.0 μ F capacitor.
5	3	REF _{IN} /REF _{OUT}	Voltage Reference Output, 2.5 V. Decouple this pin to GND. Typical recommended decoupling capacitor value is 2.2 μ F. The user can either access the internal 2.5 V reference or overdrive the internal reference with the voltage applied to this pin. The reference voltage range for an externally applied reference is 1.0 V to V_{DD} .
6, 15	4, 13	GND	Chip Ground Pins. These pins are the ground reference point for all circuitry on the AD7091R-4.
7	5	MUX _{OUT}	Multiplexer Output. The output of the multiplexer appears at this pin. If no external filtering or buffering is required, tie this pin directly to the ADC _{IN} pin; otherwise, tie the output of the conditioning network to the ADC _{IN} pin.
8	6	V _{IN} 0	Analog Input 0. Single-ended analog input. The analog input range is 0 V to V _{REF} .
9	7	V _{IN} 2	Analog Input 2. Single-ended analog input. The analog input range is 0 V to VREF.
10	8	ALERT/BUSY/GPO₀	Alert Output Pin (ALERT). This is a multifunction pin determined by the configuration register. When functioning as ALERT, this pin is a logic output indicating that a conversion result has fallen outside the limit of the register settings.
			When the ALERT/BUSY/GPO ₀ pin is configured as a BUSY output, use this pin to indicate when a conversion is taking place.
			The pin can also function as a general-purpose digital output.
11	9	GPO₁	General-Purpose Digital Output.
12	10	V _{IN} 3	Analog Input 3. Single-ended analog input. The analog input range is 0 V to VREF.
13	11	V _{IN} 1	Analog Input 1. Single-ended analog input. The analog input range is 0 V to VREF.
14	12	ADC _{IN}	ADC Input. This pin allows access to the on-chip track-and-hold. If no external filtering or buffering is required, tie this pin directly to the MUX_{OUT} pin; otherwise, tie the input of the conditioning network to the MUX_{OUT} pin.
16	14	SDI	Serial Data Input Bus. This input provides data written to the on-chip control registers. Data clocks into the registers on the falling edge of the SCLK input. Provide data MSB first.
17	15	SDO	Serial Data Output Bus. The conversion output data is supplied to this pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input, and 13 SCLKs are required to access the data. The data is provided MSB first.

Pin N	o.		
TSSOP	LFCSP	Mnemonic	Description
18	16	SCLK	Serial Clock. This pin acts as the serial clock input.
19	17	CONVST	Convert Start Input Signal. Edge triggered logic input. The falling edge of CONVST places the track-and-hold mode into hold mode and initiates a conversion.
20	18	VDRIVE	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. Connect decoupling capacitors between V_{DRIVE} and GND. Typical recommended values are 10 μ F and 0.1 μ F. The voltage range on this pin is 1.8 V to 5.25 V and may be different to the voltage range at V_{DD} .
Not applicable	21	EPAD	Exposed Pad. The exposed pad is not connected internally. It is recommended that the pad be soldered to GND.




Figure 9. 8-Channel, 24-Lead TSSOP Pin Configuration




Figure 10. 8-Channel, 24-Lead LFCSP Pin Configuration

Table 7. 8-Channel, 24-Lead LFCSP and 24-Lead TSSOP Pin Function Descriptions

Pin	No.		
TSSOP	LFCSP	Mnemonic	Description
1	23	CS	Chip Select Input. When CS is held low, the serial bus enables, and CS frames the output data on the SPI.
2	24	RESET	Reset. Logic input.
3	1	V _{DD}	Power Supply Input. The V _{DD} range is from 2.7 V to 5.25 V. Decouple this supply pin to GND.
4	2	REGCAP	Decoupling Capacitor Pin for Voltage Output from Internal Regulator. Decouple this output pin separately to GND using a 1.0 μ F capacitor.
5	3	REF _{IN} /REF _{OUT}	Voltage Reference Output, 2.5 V. Decouple this pin to GND. Typical recommended decoupling capacitor value is 2.2 μ F. The user can either access the internal 2.5 V reference or overdrive the internal reference with the voltage applied to this pin. The reference voltage range for an externally applied reference is 1.0 V to V_{DD} .
6, 19	4, 17	GND	Chip Ground Pins. These pins are the ground reference point for all circuitry on the AD7091R-8.
7	5	MUX _{OUT}	Multiplexer Output. The output of the multiplexer appears at this pin. If no external filtering or buffering is required, tie this pin directly to the ADC _{IN} pin; otherwise, tie the output of the conditioning network to the ADC _{IN} pin.
8	6	V _{IN} 0	Analog Input 0. Single-ended analog input. The analog input range is 0 V to V _{REF} .
9	7	V _{IN} 2	Analog Input 2. Single-ended analog input. The analog input range is 0 V to VREF.
10	8	ALERT/BUSY/GPO₀	Alert Output Pin (ALERT). This is a multifunction pin determined by the configuration register. When functioning as ALERT, this pin is a logic output indicating that a conversion result has fallen outside the limit of the register settings.
			When the ALERT/BUSY/GPO₀ pin is configured as a BUSY output, use this pin to indicate when a conversion is taking place.
			The pin can also function as a general-purpose digital output.
11	9	V _{IN} 4	Analog Input 4. Single-ended analog input. The analog input range is 0 V to VREF.
12	10	V _{IN} 6	Analog Input 6. Single-ended analog input. The analog input range is 0 V to VREF.
13	11	V _{IN} 7	Analog Input 7. Single-ended analog input. The analog input range is 0 V to VREF.
14	12	V _{IN} 5	Analog Input 5. Single-ended analog input. The analog input range is 0 V to VREF.
15	13	GPO ₁	General-Purpose Digital Output.
16	14	V _{IN} 3	Analog Input 3. Single-ended analog input. The analog input range is 0 V to VREF.
17	15	V _{IN} 1	Analog Input 1. Single-ended analog input. The analog input range is 0 V to VREF.
18	16	ADC _{IN}	ADC Input. This pin allows access to the on-chip track-and-hold. If no external filtering or buffering is required, tie this pin directly to the MUX $_{OUT}$ pin; otherwise, tie the input of the conditioning network to the MUX $_{OUT}$ pin.

Pin N	о.		
TSSOP	LFCSP	Mnemonic	Description
20	18	SDI	Serial Data Input Bus. Data to be written to the on-chip control registers is provided on this input. Data is clocked into the registers on the falling edge of the SCLK input. Provide data MSB first.
21	19	SDO	Serial Data Output Bus. The conversion output data is supplied to this pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input, and 13 SCLKs are required to access the data. The data is provided MSB first.
22	20	SCLK	Serial Clock. This pin acts as the serial clock input.
23	21	CONVST	Convert Start Input Signal. Edge triggered logic input. The falling edge of CONVST places the track-and-hold mode into hold mode and initiates a conversion.
24	22	V _{DRIVE}	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. Connect decoupling capacitors between V_{DRIVE} and GND. Typical recommended values are 10 μ F and 0.1 μ F. The voltage range on this pin is 1.8 V to 5.25 V and may be different to the voltage range at V_{DD} .
Not applicable	25	EPAD	Exposed Pad. The exposed pad is not connected internally. It is recommended that the pad be soldered to GND.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 11. Integral Nonlinearity vs. Code




Figure 12. Histogram of a DC Input at Code Center




Figure 13. 10 kHz Fast Fourier Transform (FFT), $V_{DD} = 3.0 \text{ V}$, $V_{REF} = 2.5 \text{ V}$ External




Figure 14. Differential Nonlinearity vs. Code




Figure 15. Histogram of a DC Input at Code Transition




Figure 16. 10 kHz FFT, $V_{DD} = 3.0 \text{ V}$, $V_{REF} = 2.5 \text{ V}$ Internal




Figure 17. SNR vs. Analog Input Frequency for Various Supply Voltages




Figure 18. SINAD vs. Analog Input Frequency for Various Supply Voltages




Figure 19. SNR, SINAD, and ENOB vs. Reference Voltage




Figure 20. THD vs. Analog Input Frequency for Various Supply Voltages




Figure 21. SNR vs. Input Level




Figure 22. THD and SFDR vs. Reference Voltage




Figure 23. THD vs. Temperature




Figure 24. SNR vs. Temperature




Figure 25. Operating Current vs. Throughput




Figure 26. Operational I_{DD} Supply Current vs. Temperature for Various V_{DD} Supply Voltages




Figure 27. Operational I_{DRIVE} Supply Current vs. Temperature for Various V_{DRIVE} Supply Voltages




Figure 28. Total Power-Down Current vs. Temperature for Various Supplies




Figure 29. t_{DSDO} Delay vs. SDO Capacitance Load and Supply




Figure 30. Offset Error vs. Temperature




Figure 31. Offset Error Match vs. Temperature




Figure 32. PSRR vs. Ripple Frequency




Figure 33. Gain Error vs. Temperature




Figure 34. Gain Error Match vs. Temperature




Figure 35. Channel-to-Channel Isolation vs. Input Frequency




Figure 36. Channel-to-Channel Isolation vs. Temperature




Figure 37. Reference Voltage Output (V_{REF}) vs. Current Load for Various Temperatures




Figure 38. THD vs. Source Impedance




Figure 39. Internal Reference Voltage vs. Temperature

TERMINOLOGY

Integral Nonlinearity (INL)

INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the AD7091R-2/AD7091R-4/AD7091R-8, the endpoints of the transfer function are zero scale, a point ½ LSB below the first code transition, and full scale, a point ½ LSB above the last code transition.

Differential Nonlinearity (DNL)

DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

The offset error is the deviation of the first code transition $(00 \dots 000 \text{ to } 00 \dots 001)$ from the ideal (such as GND + 0.5 LSB).

Offset Error Match

Offset error match is the difference in offset error between any two input channels.

Gain Error

For the AD7091R-2/AD7091R-4/AD7091R-8, the gain error is the deviation of the last code transition (111 ... 110 to 111 ... 111) from the ideal (such as $V_{\text{REF}} - 1.5$ LSB) after the offset error has been adjusted out.

Gain Error Match

Gain error match is the difference in gain error between any two input channels.

Transient Response Time

The track-and-hold amplifier returns to track mode after the end of conversion. The track-and-hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within ± 0.5 LSB, after the end of conversion. See the Serial Port Interface section for more details.

Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the measured ratio of signal-to-noise-and-distortion at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc.

The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical SINAD ratio for an ideal N-bit converter with a sine wave input is given by

$$SINAD = (6.02N + 1.76) \text{ dB}$$

Thus, for a 12-bit converter, the SINAD ratio is 74 dB.

Channel-to-Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between the selected channel and all of the other channels. It is measured by applying a full-scale, 10 kHz sine wave signal to all unselected input channels and determining the degree to which the signal attenuates in the selected channel that has a dc signal applied to it. Figure 35 shows the worst case across all channels for the AD7091R-2/AD7091R-4/AD7091R-8.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of harmonics to the fundamental. For the AD7091R-2/AD7091R-4/AD7091R-8, it is defined as

$$THD(dB) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where:

 V_1 is the rms amplitude of the fundamental. V_2 , V_3 , V_4 , V_5 , and V_6 are the rms amplitudes of the second through the sixth harmonic.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels, between the rms amplitude of the input signal and the peak spurious signal.

THEORY OF OPERATION CIRCUIT INFORMATION

The AD7091R-2/AD7091R-4/AD7091R-8 are 12-bit, fast (1 MSPS), ultralow power, single-supply ADCs. The devices operate from a 2.7 V to 5.25 V supply. The AD7091R-2/AD7091R-4/AD7091R-8 are capable of throughput rates of 1 MSPS.

The AD7091R-2/AD7091R-4/AD7091R-8 provide an on-chip, track-and-hold ADC and a serial interface housed in a 16-lead, 20-lead, or 24-lead TSSOP or LFCSP package, which offers considerable space-saving advantages over alternative solutions. The serial clock input accesses data from the device. The clock for the successive approximation ADC is generated internally. The reference voltage for the AD7091R-2/AD7091R-4/AD7091R-8 is provided externally, or it is generated internally by an accurate on-chip reference source. The analog input range for the AD7091R-2/AD7091R-4/AD7091R-8 is 0 V to V_{REF}.

The AD7091R-2/AD7091R-4/AD7091R-8 also feature a power-down option to save power between conversions. The power-down feature is implemented across the standard serial interface as described in the Modes of Operation section.

CONVERTER OPERATION

The AD7091R-2/AD7091R-4/AD7091R-8 are successive approximation ADCs based on a charge redistribution digital-to-analog converter (DAC). Figure 40 and Figure 41 show simplified schematics of the ADC. Figure 40 shows the ADC during its acquisition phase. When SW2 is closed and SW1 is in Position A, the comparator is held in a balanced condition, and the sampling capacitor acquires the signal on $V_{\rm IN}$.




Figure 40. ADC Acquisition Phase




Figure 41. ADC Conversion Phase

When the ADC starts a conversion, SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced (see Figure 41). Using the control logic, the charge redistribution DAC adds and subtracts fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the SAR decisions are made, the comparator inputs are rebalanced. From these SAR decisions, the control logic generates the ADC output code.

ADC TRANSFER FUNCTION

The output coding of the AD7091R-2/AD7091R-4/AD7091R-8 is straight binary. The designed code transitions occur midway between successive integer LSB values, such as ½ LSB, 1½ LSB, and so on. The LSB size for the AD7091R-2/AD7091R-4/AD7091R-8 is $V_{\text{REF}}/4096$. The ideal transfer characteristic for the AD7091R-2/AD7091R-4/AD7091R-8 is shown in Figure 42.




Figure 42. AD7091R-2/AD7091R-4/AD7091R-8 Transfer Characteristic

REFERENCE

The AD7091R-2/AD7091R-4/AD7091R-8 can operate with either the internal 2.5 V on-chip reference or an externally applied reference. The logic state of the P_DOWN LSB bit in the configuration register determines whether the internal reference is used. The internal reference is selected for the ADCs when the P_DOWN LSB bit is set to 1.

When the P_DOWN LSB bit is set to 0, supply an external reference in the range of 1.0 V to V_{DD} through the REF_{IN}/REF_{OUT} pin. At power-up, the internal reference disables by default.

The internal reference circuitry consists of a 2.5 V band gap reference and a reference buffer. When operating the AD7091R-2/AD7091R-4/AD7091R-8 in internal reference mode, the 2.5 V internal reference is available at the REF_IN/REF_OUT pin, which is typically decoupled to GND using a 2.2 μF capacitor. It is recommended to buffer the internal reference before applying it elsewhere in the system.

The reference buffer requires 50 ms to power up and charge the $2.2 \,\mu\text{F}$ decoupling capacitor during the power-up time.

POWER SUPPLY

The AD7091R-2/AD7091R-4/AD7091R-8 use two power supply pins: a core supply ($V_{\rm DD}$) and a digital input/output interface supply ($V_{\rm DRIVE}$). $V_{\rm DRIVE}$ allows direct interface with any logic between 1.8 V and 5.25 V. To reduce the number of supplies needed, $V_{\rm DRIVE}$ and $V_{\rm DD}$ can be tied together depending upon the logic levels of the system. Additionally, the AD7091R-2/AD7091R-4/AD7091R-8 are insensitive to power supply variation over a wide frequency range, as shown in Figure 32. AD7091R-2/AD7091R-4/AD7091R-8 operation is independent of power supply sequencing between $V_{\rm DRIVE}$ and $V_{\rm DD}$.

The AD7091R-2/AD7091R-4/AD7091R-8 power down automatically at the end of each conversion phase; therefore, the power scales linearly with the sampling rate. The automatic power-down feature makes the AD7091R-2/AD7091R-4/AD7091R-8 devices ideal for low sampling rates (of even a few hertz) and battery-powered applications.

Table 8. Recommended Power Management Devices¹

	- C
Product	Description
ADP7102	20 V, 300 mA, low noise, CMOS LDO
ADM7160	Ultralow noise, 200 mA linear regulator
ADP162	Ultralow quiescent current, CMOS linear regulator

¹ For the latest recommended power management devices, see the AD7091R-2/AD7091R-4/AD7091R-8 product pages.

DEVICE RESET

Upon power up, <u>a reset</u> pulse of at least 10 ns in width must be provided on the <u>RESET</u> pin to ensure proper initialization of the device. Failure to apply the reset pulse may result in a device malfunction. See Figure 43 for reset pulse timing relative to power supply establishment. If the system has a limited number of digital pins and one cannot be allocated to the reset pin of the ADC, a software reset may be issued in place of the hardware reset signal (see the Power-On Device Initialization section).




Figure 43. RESET Pin Power Up Timing

TYPICAL CONNECTION DIAGRAM

Figure 45 shows a typical connection diagram for the AD7091R-2/AD7091R-4/AD7091R-8.

Connect a positive power supply in the 2.7 V to 5.25 V range to the V_{DD} pin. Typical values for these decoupling capacitors are 0.1 μF and 10 μF . Place these capacitors near the device pins. Take care to decouple the REF_IN/REF_OUT pin to achieve specified performance. The typical value for the REF_IN/REF_OUT capacitor is 2.2 μF , which provides an analog input range of 0 V to V_REF.

The typical value for the regulator bypass (REGCAP) decoupling capacitor is 1.0 μE . The voltage applied to the V_{DRIVE} input controls the voltage of the serial interface; therefore, connect this pin to the supply voltage of the microprocessor. Set V_{DRIVE} in the 1.8 V to 5.25 V range. Typical values for the V_{DRIVE} decoupling capacitors are 0.1 μF and 10 μE . The conversion result is output in a 16-bit word with the MSBs first.

When an externally applied reference is required, disable the internal reference using the configuration register. Choose the externally applied reference voltage in the 1.0 V to 5.25 V $V_{\rm DD}$ range and connect it to the REF_{IN}/REF_{OUT} pin.

For applications where power consumption is a concern, use the power-down mode of the ADC to improve power performance. See the Modes of Operation section for additional details.

ANALOG INPUT

Figure 44 shows an equivalent circuit of the analog input structure of the AD7091R-2/AD7091R-4/AD7091R-8. The two diodes, D1 and D2, provide ESD protection for the analog input. Take care to ensure that the analog input signal never exceeds the supply rails by more than 300 mV because this causes these diodes to become forward-biased and start conducting current into the substrate. These diodes can conduct a maximum of 10 mA without causing irreversible damage to the device.




Figure 44. Equivalent Analog Input Circuit

The C1 capacitor in Figure 44 is typically about 400 fF and can primarily be attributed to pin capacitance. The R1 resistor is a lumped component composed of the on resistance of a switch. This resistor is typically about 500 Ω . The C2 capacitor is the ADC sampling capacitor and typically has a capacitance of 3.6 pF.

In applications where harmonic distortion and signal-to-noise ratio are critical, drive the analog inputs from low impedance sources. Large source impedances significantly affect the ac performance of the ADC that can necessitate using input buffer amplifiers, as shown in Figure 45. The choice of the op amp is a function of the particular application.

When no amplifiers are used to drive the analog input, limit the source impedance to low values. The maximum source impedance depends on the amount of THD that can be tolerated. The THD increases as the source impedance increases and performance degrades.

Data Sheet

AD7091R-2/AD7091R-4/AD7091R-8

Use an external filter on the analog input signal paths to the AD7091R-2/AD7091R-4/AD7091R-8 $V_{\rm IN}x$ pins to achieve the specified performance. This filter can be a one-pole low-pass RC filter, or similar.

Connect the MUX $_{\rm OUT}$ pin directly to the ADC $_{\rm IN}$ pin. Insert a buffer amplifier in the path, if desired. When sequencing channels, do not place a filter between MUX $_{\rm OUT}$ and the input to any buffering because doing so leads to crosstalk. If buffering is not employed, do not place a filter between MUX $_{\rm OUT}$ and ADC $_{\rm IN}$ when sequencing channels because doing so leads to crosstalk.

DRIVER AMPLIFIER CHOICE

Although the AD7091R-2/AD7091R-4/AD7091R-8 are easy to drive, a driver amplifier must meet the following requirements:

• The noise generated by the driver amplifier must be kept as low as possible to preserve the SNR and transition noise performance of the AD7091R-2/AD7091R-4/AD7091R-8. The noise from the driver is filtered by the one-pole, low-pass filter of the AD7091R-2/AD7091R-4/AD7091R-8 analog input circuit, made by R1 and C2, or by the external filter, if one is used. Because the typical noise of the AD7091R-2/AD7091R-4/AD7091R-8 is 280 μV rms, the SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left(\frac{280}{\sqrt{280^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)$$

where:

 f_{-3dB} is the input bandwidth, in megahertz, of the AD7091R-2/AD7091R-4/AD7091R-8 (1.5 MHz), or the cutoff frequency of the input filter, if one is used.

N is the noise gain of the amplifier (for example, gain = 1 in buffer configuration; see Figure 45).

 e_N is the equivalent input noise voltage of the op amp, in nV/\sqrt{Hz} .

- For ac applications, the driver must have a THD performance that is commensurate with the AD7091R-2/AD7091R-4/AD7091R-8.
- If the buffer is placed between MUX_{OUT} and ADC_{IN}, the driver amplifier and the AD7091R-2/AD7091R-4/AD7091R-8 analog input circuit must settle for a full-scale step onto the capacitor array at a 12-bit level (0.0244%, 244 ppm). In an amplifier data sheet, settling at 0.1% to 0.01% is more commonly specified and may differ significantly from the settling time at a 12-bit level. Be sure to verify the amplifier settling time prior to driver selection.

Table 9. Recommended Driver Amplifiers¹

Product	Description
ADA4805-1	Low noise, ultralow power, wide bandwidth amplifier
AD8031	Low voltage, low power, single channel amplifier
AD8032	Low voltage, low power, dual channel amplifier
AD8615	Low frequency, low voltage amplifier

¹ For the latest recommended ADC driver products, see the AD7091R-2/AD7091R-4/AD7091R-8 product pages.




Figure 45. Typical Connection Diagram with Optional Buffer




Figure 46. Typical Connection Diagram Without Optional Buffer

REGISTERS

The AD7091R-2/AD7091R-4/AD7091R-8 have user programmable registers. Table 10 contains the complete list of registers.

The registers are either read/write (R/W) or read only (R). Data is written to or read back from the read/write registers. Read only registers is only read. Any write to a read only register or unimplemented register address is considered no operation (NOP). A NOP command is an SPI command that is ignored by the AD7091R-2/AD7091R-4/AD7091R-8. After a write to a read only register, the output on the subsequent SPI frame is all zeros if there was no conversion before the next SPI frame. Similarly, any read of an unimplemented register outputs zeros.

ADDRESSING REGISTERS

A serial transfer on the AD7091R-2/AD7091R-4/AD7091R-8 consists of 16 SCLK cycles. The six MSBs on the SDI line during the 16 SCLK transfer are decoded to determine which register is addressed. The six MSBs consist of the register address (ADDx), Bits[4:0], and the read/write bit. The register address bits determine which of the on-chip registers are selected. The read/write bit determines if the data on the SDI line following the read/write bit loads into the addressed register. If the read/write bit is 1, the bits load into the register addressed by the register select bits. Data loads into the register on the rising edge of $\overline{\text{CS}}$. If the read/write bit is 0, the command is seen as a read request. The requested register data is available on the subsequent message on the SDO line.

Table 10. Register Description

			Access				
Address	Register Name	Default	AD7091R-8	AD7091R-4	AD7091R-2		
0x00	Conversion result	0x0000	R	R	R		
0x01	Channel	0x0000	R/W	R/W	R/W		
0x02	Configuration	0x00C0	R/W	R/W	R/W		
0x03	Alert indication	0x0000	R	R	R		
0x04	Channel 0 low limit	0x0000	R/W	R/W	R/W		
0x05	Channel 0 high limit	0x01FF	R/W	R/W	R/W		
0x06	Channel 0 hysteresis	0x01FF	R/W	R/W	R/W		
0x07	Channel 1 low limit	0x0000	R/W	R/W	R/W		
0x08	Channel 1 high limit	0x01FF	R/W	R/W	R/W		
0x09	Channel 1 hysteresis	0x01FF	R/W	R/W	R/W		
0x0A	Channel 2 low limit	0x0000	R/W	R/W	NOP		
0x0B	Channel 2 high limit	0x01FF	R/W	R/W	NOP		
0x0C	Channel 2 hysteresis	0x01FF	R/W	R/W	NOP		
0x0D	Channel 3 low limit	0x0000	R/W	R/W	NOP		
0x0E	Channel 3 high limit	0x01FF	R/W	R/W	NOP		
0x0F	Channel 3 hysteresis	0x01FF	R/W	R/W	NOP		
0x10	Channel 4 low limit	0x0000	R/W	NOP	NOP		
0x11	Channel 4 high limit	0x01FF	R/W	NOP	NOP		
0x12	Channel 4 hysteresis	0x01FF	R/W	NOP	NOP		
0x13	Channel 5 low limit	0x0000	R/W	NOP	NOP		
0x14	Channel 5 high limit	0x01FF	R/W	NOP	NOP		
0x15	Channel 5 hysteresis	0x01FF	R/W	NOP	NOP		
0x16	Channel 6 low limit	0x0000	R/W	NOP	NOP		
0x17	Channel 6 high limit	0x01FF	R/W	NOP	NOP		
0x18	Channel 6 hysteresis	0x01FF	R/W	NOP	NOP		
0x19	Channel 7 low limit	0x0000	R/W	NOP	NOP		
0x1A	Channel 7 high limit	0x01FF	R/W	NOP	NOP		
0x1B	Channel 7 hysteresis	0x01FF	R/W	NOP	NOP		
0x1C	Reserved	0x0000	NOP	NOP	NOP		
0x1F	Reserved	0x0000	NOP	NOP	NOP		

Data Sheet

CONVERSION RESULT REGISTER

The conversion result register is a 16-bit, read only register that stores the results from the most recent ADC conversion in straight binary format. The channel ID of the converted channel and the alert status are also included in the register.




Figure 47. Conversion Result Register

Table 11. Conversion Result Register Map

MSB															LSB
B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	ВО
	CH_ID		ALERT						CONV_	RESULT					

Table 12. Bit Descriptions for the Conversion Result Register

Bit(s)	Name	Descriptio	n			Reset	Access			
[15:13]	CH_ID	3-bit chanr	3-bit channel ID of channel converted							
		B15 ^{1, 2}	B14 ²	B13	Analog Input Channel					
		0	0	0	V _{IN} 0					
		0	0	1	V _{IN} 1					
		0	1	0	V _{IN} 2					
		0	1	1	V _{IN} 3					
		1	0	0	V _{IN} 4					
		1	0	1	V _{IN} 5					
		1	1	0	V _{IN} 6					
		1	1	1	V _{IN} 7					
12	ALERT	ALERT flag				0	R			
		0: No ALER	T occurred							
		1: ALERT o	ccurred							
[11:0]	CONV_RESULT	12-bit conv	ersion result	t		0x000	R			

¹ Always zero on the AD7091R-4.

² Always zero on the AD7091R-2.

CHANNEL REGISTER

The channel register on the AD7091R-2/AD7091R-4/AD7091R-8 is an 8-bit, read/write register. Each of the eight analog input channels has one corresponding bit in the channel register. To select a channel for inclusion in the channel conversion sequence, set the corresponding channel bit to 1 in the channel register. There is a latency of one conversion before the channel conversion sequence is updated. If the channel register is programmed with a new value, the conversion sequence is reset to the lowest numbered channel in the new value.




Figure 48. Channel Registers

Table 13. Channel Register Map

MSB LSB

B15 B14 B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	BO
	Reserv	/ed				CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0

Bit(s)	Name	Description	Reset	Access
[15:8]	Reserved	Reserved	0x00	R
7	CH7	Convert on Channel 7	0x0	R/W
		0: Disable Channel 7		
		1: Enable Channel 7		
6	CH6	Convert on Channel 6	0x0	R/W
		0: Disable Channel 6		
		1: Enable Channel 6		
5	CH5	Convert on Channel 5	0x0	R/W
		0: Disable Channel 5		
		1: Enable Channel 5		
4	CH4	Convert on Channel 4	0x0	R/W
		0: Disable Channel 4		
		1: Enable Channel 4		
3	CH3	Convert on Channel 3	0x0	R/W
		0: Disable Channel 3		
		1: Enable Channel 3		
2	CH2	Convert on Channel 2	0x0	R/W
		0: Disable Channel 2		
		1: Enable Channel 2		
1	CH1	Convert on Channel 1	0x0	R/W
		0: Disable Channel 1		
		1: Enable Channel 1		
0	CH0	Convert on Channel 0	0x0	R/W
		0: Disable Channel 0		
		1: Enable Channel 0		