imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Low Noise, Low Input Bias Current, Rail-to-Rail Output, JFET Dual Operational Amplifier

Data Sheet

FEATURES

Low T_cV_{os} : $\pm 5 \mu V/^{\circ}C$ typical Low input bias current: 20 pA typical at $V_{sy} = \pm 15 V$ Low noise 7.7 nV/ \sqrt{Hz} typical at f = 1 kHz 1.2 μV rms at 20 Hz to 20 kHz Low distortion: 0.00006%

No phase reversal Rail-to-rail output Unity-gain stable

APPLICATIONS

Instrumentation Medical instruments Multipole filters Precision current measurement Photodiode amplifiers Sensors Audio

PIN CONFIGURATION

ADA4001-2




Figure 1.8-Lead SOIC_N (R Suffix)

GENERAL DESCRIPTION

The ADA4001-2 is a dual channel JFET amplifier that features low input voltage noise and current noise, input bias current, and rail-to-rail output.

The combination of low noise and low input bias current makes this amplifier especially suitable for high impedance sensor amplification. With low noise and fast settling times, the ADA4001-2 provides good accuracy for medical instruments, electronic measurement, and automated test equipment. Unlike many competitive amplifiers, the ADA4001-2 maintains fast settling performance even with substantial capacitive loads, and, unlike many older JFET amplifiers, the ADA4001-2 does not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range. With fast slew rate and great stability under capacitive loads, the ADA4001-2 is a good fit for filter applications. With low input bias currents and noise, it offers a wide dynamic range for photodiode amplifier circuits. Low noise and distortion, along with high output current and excellent speed, make the ADA4001-2 a great choice for audio applications.

The ADA4001-2 is specified over the -40°C to +125°C extended industrial temperature range.

The ADA4001-2 is available in an 8-lead narrow SOIC package.

Rev. C

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

ADA4001-2* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

• EVAL-OPAMP-2 Evaluation Board

DOCUMENTATION

Application Notes

- AN-202: An IC Amplifier User's Guide to Decoupling, Grounding, and Making Things Go Right for a Change
- AN-940: Low Noise Amplifier Selection Guide for Optimal Noise Performance

Data Sheet

• ADA4001-2: Low Noise, Low Input Bias Current, Rail-to-Rail Output, JFET Dual Operational Amplifier Data Sheet

Technical Books

- Op Amp Applications Handbook, 2005
- Practical Design Techniques for Sensor Signal Conditioning, 1999

TOOLS AND SIMULATIONS \square

- Analog Filter Wizard
- Analog Photodiode Wizard
- ADA4001 SPICE Macro Model

REFERENCE MATERIALS

Technical Articles

 MS-2066: Low Noise Signal Conditioning for Sensor-Based Circuits

Tutorials

- MT-047: Op Amp Noise
- MT-048: Op Amp Noise Relationships: 1/f Noise, RMS Noise, and Equivalent Noise Bandwidth
- MT-052: Op Amp Noise Figure: Don't Be Misled

DESIGN RESOURCES

- ADA4001-2 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADA4001-2 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features	. 1
Applications	. 1
Pin Configuration	. 1
General Description	. 1
Revision History	. 2
Specifications	. 3
Electrical Characteristics	. 3
Absolute Maximum Ratings	. 4
Thermal Resistance	. 4
ESD Caution	. 4

REVISION HISTORY

5/13—Rev. B to Rev C

Changes to Photodiode Circuits Section
5/12—Rev. A to Rev B
Changes to General Description Section
Changed Input Impedance to Input Capacitance Throughout 3
Added Input Resistance Parameter, Table 1
Change to Figure 5 Caption
2/12—Rev. 0 to Rev. A
Changes to Figure 27
2/12—Revision 0: Initial Version

Typical Performance Characteristics	5
Applications Information	10
Total Noise Including Source Resistors	10
I-V Conversion Applications	10
Input Bias Current	11
Noise Considerations	11
Outline Dimensions	12
Ordering Guide	12

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 V_{SY} = ±15 V, V_{CM} = 0 V, T_{A} = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	Vos			±0.5	±1.5	mV
		$-40^{\circ}C < T_{A} < +125^{\circ}C$			±2.5	mV
Offset Voltage Drift	$\Delta V_{os}/\Delta T$			±5		μV/°C
Input Bias Current	IB			20	30	pА
		-40°C < T _A < +125°C			4	nA
Input Offset Current	los				20	pА
		-40°C < T _A < +125°C			2	nA
Input Voltage Range			-12.5		+12.5	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = -12.5 V to +12.5 V	96	105		dB
·		-40°C < T _A < +125°C	90			dB
Large Signal Voltage Gain	Avo	$R_{L} = 10 \text{ k}\Omega, V_{O} = -13.5 \text{ V to } +13.5 \text{ V}$	104	112		dB
		$R_{L} = 2 \text{ k}\Omega, V_{O} = -13.5 \text{ V to } +13.5 \text{ V}$	104	112		dB
		-40°C < T _A < +125°C	90			dB
		$R_L = 600 \Omega$, $V_0 = -13.0 V$ to $+13.0 V$	90	93		dB
Input Capacitance, Differential	CDM	$V_{CM} = 0 V$		3.1		pF
Input Capacitance, Common-Mode	Ссм	$V_{CM} = 0 V$		4.8		pF
Input Resistance		$V_{CM} = 0 V$		>1 × 10 ¹³		Ω
OUTPUT CHARACTERISTICS				, , , , , , , , , , , , , , , , , , , ,		
Output Voltage High	Voh	$R_{L} = 10 \ k\Omega$	14.8			v
output voltage mgn	• 011	$R_L = 2 k\Omega$	14.5			v
		$R_{\rm L} = 600 \Omega$	13.5			v
Output Voltage Low	V _{OL}	$R_L = 10 k\Omega$	15.5		-14.8	v
output voltage Low	VOL	$R_L = 2 k\Omega$			-14.5	v
		$R_{\rm L} = 600 \Omega$			-13.5	v
Short-Circuit Current	Isc	HL = 000 12		±50	15.5	mA
POWER SUPPLY	ISC			±30		шл
Power Supply Rejection Ratio	PSRR	$V_{s} = \pm 4.5 V \text{ to } \pm 18 V$	96	110		dB
Fower Supply Rejection Natio	FJIN	$-40^{\circ}C < T_A < +125^{\circ}C$	90 93	110		dB
Operating Voltage Bange		$-40 C < T_A < +123 C$	95 ±5		.10	UB V
Operating Voltage Range		$\lambda = 0 \lambda$	ΞЭ	n	±18	
Supply Current/Amplifier	I _{SY}	$V_{\rm O} = 0 V$		2	3	mA
					4	mA
DYNAMIC PERFORMANCE	CD		. 4 5 1	. 25		
Slew Rate	SR	$R_{\rm L} = 2 \rm k\Omega$	±15 ¹	±25		V/µs
Gain Bandwidth Product	GBP	$V_{IN} = 5 \text{ mV p-p}, R_L = 10 \text{ k}\Omega, A_V = 100$		16.7		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 5 \text{ mV p-p}, R_L = 10 \text{ k}\Omega, A_V = 1$		10.2		MHz
Phase Margin	φΜ			76		Degrees
–3 dB Closed-Loop Bandwidth	-3 dB	$A_V = 1, V_{IN} = 5 \text{ mV } p - p$		10.3		MHz
Settling Time	t _s	To 0.01%, 10 V step, G = +1		1.2		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, G = +1, R_L = 2 k Ω		0.00006		%
NOISE PERFORMANCE						
Voltage Noise	e _n rms	20 Hz to 20 kHz		1.2		μV rms
Voltage Noise Density	en	f = 100 Hz		8.8		nV/√Hz
		f = 1 kHz		7.7		nV/√Hz
Current Noise Density	İn	f = 1 kHz		3		fA/√Hz

¹ Guaranteed by design and characterization.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	±18V
Input Voltage	$\pm V_{SY}$
Output Short-Circuit Duration to GND	Observe derating curves
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Electrostatic Discharge (Human Body Model)	3000 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table	3
1 auto	-

Package Type	θ _{JA} 1	θıc	Unit	
8-Lead SOIC_N (R-8)	130	45	°C/W	

 $^1\theta_{JA}$ is specified for worst-case conditions, that is, θ_{JA} is specified for a device soldered in a circuit board for surface-mount packages.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$, unless otherwise noted.







Figure 4. Input Offset Voltage vs. Common-Mode Voltage




ADA4001-2

10k 10k







10

FREQUENCY (kHz)

Figure 12. PSRR vs. Frequency

100

1k

20

0


-20

0.1


1

Data Sheet

ADA4001-2




ADA4001-2



Data Sheet

ADA4001-2






Figure 27. Supply Current vs. Supply Voltage and Temperature

APPLICATIONS INFORMATION TOTAL NOISE INCLUDING SOURCE RESISTORS

The low input current noise and input bias current of the ADA4001-2 makes it the ideal amplifier for circuits with substantial input source resistance. Input offset voltage increases by less than 15 nV per 500 Ω of source resistance at room temperature. The total noise density of the circuit is

$$e_{nTOTAL} = \sqrt{e_n^2 + (i_n R_s)^2 + 4kTR_s}$$

where:

 e_n is the input voltage noise density of the part. i_n is the input current noise density of the part. R_s is the source resistance at the noninverting terminal. k is Boltzmann's constant (1.38×10^{-23} J/K). *T* is the ambient temperature in Kelvin ($T = 273 + ^{\circ}C$).

For $R_s < 4 \text{ k}\Omega$, e_n dominates and $e_{nTOTAL} \approx e_n$. The current noise of the ADA4001-2 is so low that its total density does not become a significant term unless Rs is greater than 100 M Ω , an impractical value for most applications.

The total equivalent rms noise over a specific bandwidth is expressed as

 $e_{nTOTAL} = e_{nTOTAL} \sqrt{BW}$

where BW is the bandwidth in hertz.

Note that the previous analysis is valid for frequencies larger than 150 Hz and assumes flat noise above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

I-V CONVERSION APPLICATIONS

Photodiode Circuits

Common applications for I-V conversion include photodiode circuits where the amplifier is used to convert a current emitted by a diode placed at the negative input terminal into an output voltage.

The ADA4001-2 low input bias current, wide bandwidth, and low noise makes it an excellent choice for various photodiode applications, including fax machines, fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 28 uses a silicon diode with zero bias voltage. This is known as a photovoltaic mode; this configuration limits the overall noise and is suitable for instrumentation applications.




Figure 28. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (Ct) consists of the sum of the diode capacitance and the amplifier's input capacitance (8 pF), which includes external parasitic capacitance. Ct creates a pole in the frequency response that can lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, a capacitor is placed in the feedback loop of the circuit shown in Figure 28. It creates a zero and yields a bandwidth whose corner frequency is $1/(2\pi(R2Cf))$.

The value of R2 can be determined by the ratio

 V/I_D

where:

V is the desired output voltage of the op amp. I_D is the diode current.

For example, if I_D is 100 µA and a 10 V output voltage is desired, R2 should be 100 k Ω . Rd (see Figure 28) is a junction resistance that drops typically by a factor of 2 for every 10°C increase in temperature.

A typical value for Rd is 1000 M Ω . Because Rd >> R2, the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{ft}{2\pi R^2 Ct}}$$

where *ft* is the unity gain frequency of the amplifier. Cf can be calculated by

$$Cf = \sqrt{\frac{Ct}{2\pi R^2 ft}}$$

where *ft* is the unity gain frequency of the op amp, and it achieves a phase margin, φ_M , of approximately 45°.

A higher phase margin can be obtained by increasing the value of Cf. Setting Cf to twice the previous value yields approximately $\varphi_{\rm M}$ = 65° and a maximal flat frequency response, but it reduces the maximum signal bandwidth by 50%.

INPUT BIAS CURRENT

Because the ADA4001-2 has a JFET input stage, the input bias current, due to the reverse-biased junction, has a leakage current that approximately doubles every 10°C. The power dissipation of the part, combined with the thermal resistance of the package, results in the junction temperature increasing 30°C above ambient. This parameter is tested with high speed ATE equipment, which does not result in the die temperature reaching equilibrium. This is correlated with bench measurements to match the guaranteed maximum at room temperature in Table 1.

The input current can be reduced by keeping the temperature as low as possible and using a light load on the output.


NOISE CONSIDERATIONS

The JFET input stage offers very low input voltage noise and input current noise. The thermal noise of a 1 k Ω resistor at room temperature is 4 nV/ \sqrt{Hz} , thus low values of resistance should be used for dc-coupled inverting and noninverting amplifier configurations. In the case of transimpedance amplifiers (TIAs), current noise is more important.

The ADA4001-2 is an excellent choice for both of these applications. Analog Devices, Inc., offers a wide variety of low voltage noise and low current noise op amps in a variety of processes optimized for different supply voltage ranges. Refer to the AN-940 Application Note for a complete discussion of noise, calculations, and selection tables for more than three dozen low noise, op amp families.

ADA4001-2

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADA4001-2ARZ	–40°C to +125°C	8-Lead SOIC_N	R-8
ADA4001-2ARZ-R7	–40°C to +125°C	8-Lead SOIC_N	R-8
ADA4001-2ARZ-RL	–40°C to +125°C	8-Lead SOIC_N	R-8

 1 Z = RoHS Compliant Part.



www.analog.com