

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Programmable Controller for Capacitance Touch Sensors

AD7143

FEATURES

Programmable capacitance-to-digital converter
25 ms update rate (@ maximum sequence length)
Better than 1 fF resolution
8 capacitance sensor input channels
No external RC tuning components required
Automatic conversion sequencer

Automatic compensation for environmental changes Automatic adaptive threshold and sensitivity levels On-chip RAM to store calibration data

1²C°-compatible serial interface
Separate VDRIVE level for serial interface
Interrupt output for host controller
16-lead, 4 mm x 4 mm LFCSP-VQ
2.6 V to 3.6 V supply voltage
Low operating current

On-chip automatic calibration logic

Full power mode: less than 1 mA Low power mode: 50 µA

APPLICATIONS

Personal music and multimedia players
Cell phones
Digital still cameras
Smart hand-held devices
Television, A/V, and remote controls
Gaming consoles

GENERAL DESCRIPTION

The AD7143 is an integrated capacitance-to-digital converter (CDC) with on-chip environmental calibration for use in systems requiring a novel user input method. The AD7143 interfaces to external capacitance sensors implementing functions, such as capacitive buttons, scroll bars, and scroll wheels.

The CDC has eight inputs channeled through a switch matrix to a 16-bit, 250 kHz sigma-delta (Σ - Δ) capacitance-to-digital converter. The CDC is capable of sensing changes in the capacitance of the external sensors and uses this information to register a sensor activation. The external sensors can be arranged as a series of buttons, as a scroll bar or wheel, or as a combination of sensor types. By programming the registers, the user has full control over the CDC setup. High resolution sensors require software to run on the host processor.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The AD7143 has on-chip calibration logic to account for changes in the ambient environment. The calibration sequence is performed automatically and at continuous intervals, while the sensors are not touched. This ensures that there are no false or nonregistering touches on the external sensors due to a changing environment.

The AD7143 has an I^2C -compatible serial interface and a separate VDRIVE pin for I^2C serial interface operating voltages between 1.65 V and 3.6 V.

The AD7143 is available in a 16-lead, 4 mm \times 4 mm LFCSP-VQ and operates from a 2.6 V to 3.6 V supply. The operating current consumption is less than 1 mA, falling to 50 μ A in low power mode (conversion interval of 400 ms).

AD7143* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖳

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes

- AN-829: Environmental Compensation on the AD7142: The Effects of Temperature and Humidity on Capacitance Sensors
- · AN-830: Factors Affecting Sensor Response
- AN-833: Using the AD7142 and a Capacitive Sensor to Develop a Single-Push Digital Shutter Button
- AN-854: Sensor PCB Design Guidelines for the AD7142 and AD7143 Capacitance-to-Digital Converters
- AN-856: AD7142 Applications Using Sensor Buttons
- AN-857: Introduction to AD7142 Host Software Requirements
- AN-858: AD7142 Sensor Board In-Line Production Test Procedure
- AN-929: Tuning the AD714x for CapTouch® Applications

Data Sheet

 AD7143: Programmable Controller for Capacitance Touch Sensors Data Sheet

Product Highlight

 Leading Inside Advertorials: Providing an Edge in Capacitive Sensor Applications

SOFTWARE AND SYSTEMS REQUIREMENTS 🖵

 AD714X Input CapTouch® Programmable Controller Linux Driver

REFERENCE MATERIALS 🖵

Technical Articles

MS-2210: Designing Power Supplies for High Speed ADC

DESIGN RESOURCES

- · AD7143 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

DISCUSSIONS

View all AD7143 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT 🖵

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features 1	Proximity Sensitivity	17
Applications1	Slow FIFO	19
Functional Block Diagram1	SLOW_FILTER_UPDATE_LVL	19
General Description1	Environmental Calibration	22
Revision History2	Capacitance Sensor Behavior without Calibration	22
Specifications	Capacitance Sensor Behavior with Calibration	23
I ² C Timing Specifications5	Adaptive Threshold and Sensitivity	25
Absolute Maximum Ratings6	Interrupt Output	26
ESD Caution	CDC Conversion Complete Interrupt	26
Pin Configurations and Function Descriptions7	Sensor Touch Interrupt	26
Typical Performance Characteristics	Serial Interface	28
Theory of Operation11	I ² C Compatible Interface	28
Capacitance Sensing Theory11	PCB Design Guidelines	31
Operating Modes12	Capacitive Sensor Board Mechanical Specifications	31
Capacitance Sensor Input Configuration	Chip Scale Packages	31
CIN Input Multiplexer Setup	Power-Up Sequence	32
Capacitiance-to-Digital Converter14	Typical Application Circuits	33
Oversampling the CDC Output14	Register Map	34
Capacitance Sensor Offset Control	Detailed Register Descriptions	35
Conversion Sequencer	Bank 1 Registers	35
CDC Conversion Sequence Time	Bank 2 Registers	43
CDC Conversion Results	Bank 3 Registers	47
Noncontact Proximity Detection17	Outline Dimensions	55
Recalibration	Ordering Guide	55

REVISION HISTORY

1/07—Revision 0: Initial Version

SPECIFICATIONS

 V_{CC} = 2.6 V to 3.6 V, T_{A} = -40°C to +85°C, unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CAPACITANCE-TO-DIGITAL CONVERTER		*			
Update Rate	23	25	26	ms	Eight conversion stages in sequencer, decimation = 256
Resolution		16		Bit	
CIN Input Range ¹		±2		рF	
No Missing Codes	16			Bit	Guaranteed by design, but not production tested
CIN Input Leakage		25		nA	
Total Unadjusted Error			±20	%	
Output Noise (Peak-to-Peak)		7		Codes	Decimation rate = 128
,		3		Codes	Decimation rate = 256
Output Noise (RMS)		0.8		Codes	Decimation rate = 128
,		0.5		Codes	Decimation rate = 256
Parasitic Capacitance			40	pF	Parasitic capacitance to ground, per CIN input guaranteed by characterization
C _{BULK} Offset Range ¹		±20		рF	
C _{BULK} Offset Resolution		156.25		fF	
Low Power Mode Delay Accuracy			5	%	% of 200 ms, 400 ms, 600 ms, or 800 ms
EXCITATION SOURCE					
Frequency	237.5	240	262.5	kHz	
Output Voltage			VCC	٧	
Short-Circuit Source Current		20		mA	
Short-Circuit Sink Current		50		mA	
Maximum Output Load		250		pF	Capacitance load on source to ground
C _{SHIELD} Output Drive		10		μA	
C _{SHIELD} Bias Level		VCC/2		V	
LOGIC INPUTS (SCLK, SDA)					
V _{II} Input High Voltage	0.7 × V _{DRIVE}	:		V	
V _{IL} Input Low Voltage			0.4	V	
I _H Input High Voltage	-1			μΑ	
I _{IL} Input Low Voltage			1	μΑ	$V_{IN} = GND$
Hysteresis		150		mV	
OPEN-DRAIN OUTPUTS (SCLK, SDA, INT)					
V _{OL} Output Low Voltage			0.4	V	$I_{SINK} = -1 \text{ mA}$
I _{OH} Output High Leakage Current		+0.1	±1	μΑ	ISHA — I IIIV
POWER		10.1		μ, ι	
Vcc	2.6	3.3	3.6	V	
V _{DRIVE}	1.65	5.5	3.6	V	
Icc	1.05	0.9	1	mA	In full power mode
ice		0.5	20	μΑ	Low power mode, converter idle, $T_A = 25^{\circ}C$
		16	30	μΑ	Low power mode, converter idle, TA = 23 C
		10	4.5	μΑ	Full shutdown, T _A = 25°C
		2.25	4.5 15	μΑ	Full shutdown




Table 2. Typical Average Current in Low Power Mode, V_{CC} = 3.6 V, T = 25°C, Load of 50 pF on SRC Pin

		Number of Conversion Stages, Current Values Expressed in μA						η μΑ	
Low Power Mode Delay	Decimation Rate	1	2	3	4	5	6	7	8
200 ms	128	26.4	33.3	40.1	46.9	53.5	60	66.5	72.8
	256	35.6	49.1	62.2	74.9	87.3	99.3	111	122.3
400 ms	128	21.3	24.8	28.3	31.7	35.2	38.6	42	45.4
	256	26	32.9	39.7	46.5	53.1	59.6	66.1	72.4
600 ms	128	19.6	21.9	24.3	26.6	28.9	31.2	33.5	35.8
	256	22.7	27.4	32	25.6	41.1	45.6	50	54.4
800 ms	128	18.7	20.5	22.2	24	25.7	27.5	29.2	31
	256	21.1	24.6	28.1	31.5	35	38.4	41.8	45.2

Table 3. Maximum Average Current in Low Power Mode, V_{CC} = 3.6 V, Load of 50 pF on SRC Pin

		Number of Conversion Stages, Current Values Expressed in μA							
Low Power Mode Delay	Decimation Rate	1	2	3	4	5	6	7	8
200 ms	128	42.2	50.5	58.7	66.7	74.6	82.3	90.0	97.5
	256	53.2	69.3	84.9	100.0	114.6	128.7	142.5	155.8
400 ms	128	36.1	40.4	44.5	48.7	52.8	56.9	60.9	64.5
	256	41.8	50.1	58.2	66.2	74.1	82.0	89.5	97.1
600 ms	128	34.1	37.0	39.7	42.5	45.3	48.1	50.8	53.4
	256	37.9	43.5	49.0	54.5	60.0	65.2	70.5	75.7
800 ms	128	33.1	35.2	37.3	39.4	41.5	43.6	45.7	47.7
	256	35.9	40.1	44.3	48.4	52.6	56.6	60.7	64.7

I²C TIMING SPECIFICATIONS

 $T_A = -40$ °C to +85°C, $V_{CC} = 2.6$ V to 3.6 V, unless otherwise noted. Sample tested at 25°C to ensure compliance. All input signals timed from a voltage level of 1.6 V.

Table 4. I²C Timing Specifications¹

Parameter	Limit	Unit	Description
f _{SCLK}	400	kHz max	
t_1	0.6	μs min	Start condition hold time, t _{HD; STA}
t_2	1.3	μs min	Clock low period, t _{LOW}
t ₃	0.6	μs min	Clock high period, t _{HIGH}
t ₄	100	ns min	Data setup time, t _{SU; DAT}
t ₅	300	ns min	Data hold time, t _{HD; DAT}
t ₆	0.6	μs min	Stop condition setup time, t _{SU;STO}
t ₇	0.6	μs min	Start condition setup time, t _{SU;STA}
t ₈	1.3	μs min	Bus free time between stop and start conditions, t _{BUF}
t_{R}	300	ns max	Clock/data rise time
t_{F}	300	ns max	Clock/data fall time

¹ Guaranteed by design, not production tested.




Figure 2. Load Circuit for Digital Output Timing Specifications

ABSOLUTE MAXIMUM RATINGS

Parameter	Rating				
VCC to GND	-0.3 V to +3.6 V				
Analog Input Voltage to GND	-0.3 V to VCC + 0.3 V				
Digital Input Voltage to GND	-0.3 V to VDRIVE + 0.3 V				
Digital Output Voltage to GND	-0.3 V to VDRIVE + 0.3 V				
Input Current to Any Pin Except Supplies ¹	10 mA				
ESD Rating (Human Body Model)	2.5 kV				
Operating Temperature Range	−40°C to +150°C				
Storage Temperature Range	−65°C to +150°C				
Junction Temperature	150°C				
LFCSP_VQ					
Power Dissipation	450 mW				
θ_{JA} Thermal Impedance	135.7°C/W				
IR Reflow Peak Temperature	260°C (±0.5°C)				
Lead Temperature (Soldering 10 sec)	300°C				

¹ Transient currents of up to 100 mA do not cause SCR latch-up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	CIN2	Capacitance Sensor Input.
2	CIN3	Capacitance Sensor Input.
3	CIN4	Capacitance Sensor Input.
4	CIN5	Capacitance Sensor Input.
5	CIN6	Capacitance Sensor Input.
6	CIN7	Capacitance Sensor Input.
7	CSHIELD	CDC Shield Potential Output. Requires 10 nF capacitor to ground.
8	SRC	CDC Excitation Source Output.
9	VCC	CDC Supply Voltage.
10	GND	Ground Reference Point for All CDC Circuitry. Tie to ground plane.
11	VDRIVE	I ² C Serial Interface Operating Voltage
12	SDA	I ² C Serial Data Input/Output. SDA requires pull-up resistor.
13	SCLK	Clock Input for Serial Interface. SCLK requires pull-up resistor.
14	ĪNT	General-Purpose Open-Drain Interrupt Output. Programmable polarity; requires pull-up resistor.
15	CIN0	Capacitance Sensor Input.
16	CIN1	Capacitance Sensor Input.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Supply Current vs. Supply Voltage




Figure 5. Low Power Supply Current vs. Supply Voltage, Decimation Rate = 256




Figure 6. Low Power Supply Current vs. Supply Voltage Decimation Rate = 128




Figure 7. Shutdown Supply Current vs. Supply Voltage




Figure 8. Supply Current vs. Capacitive Load on SRC




Figure 9. Output Code vs. Capacitive Load on SRC




Figure 10. Supply Current vs. Temperature





Figure 11. Shutdown Supply Current vs. Temperature



0.015
0.010
0.010
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005
0.005

0.020




Figure 14. Power Supply Sine Wave Rejection




Figure 15. Power Supply Square Wave Rejection




Figure 16. CDC Output Codes vs. Parasitic Capacitance

THEORY OF OPERATION

The AD7143 is a capacitance-to-digital converter (CDC) with on-chip environmental compensation, intended for use in portable systems requiring high resolution user input. The internal circuitry consists of a 16-bit, Σ - Δ converter that converts a capacitive input signal into a digital value. There are eight input pins, CIN0 to CIN7, on the AD7143. A switch matrix routes the input signals to the CDC. The result of each capacitance-to-digital conversion is stored in on-chip registers. The host subsequently reads the results over the serial interface. The AD7143 has an I²C interface, ensuring that the parts are compatible with a wide range of host processors.

The AD7143 interfaces with up to eight external capacitance sensors. These sensors can be arranged as buttons, scroll bars, wheels, or as a combination of sensor types. The external sensors consist of electrodes on a single or multiple layer PCB that interface directly to the AD7143.

The AD7143 can be set up to implement any set of input sensors by programming the on-chip registers. The registers can also be programmed to control features such as averaging, offsets, and gains for each of the external sensors. There is a sequencer on-chip to control how each of the capacitance inputs is polled.

The AD7143 has on-chip digital logic and 528 words of RAM used for environmental compensation. The effects of humidity, temperature, and other environmental factors can effect the operation of capacitance sensors. Transparent to the user, the AD7143 performs continuous calibration to compensate for these effects, allowing the AD7143 to give error-free results at all times.

The AD7143 requires some minor companion software that runs on the host or other microcontroller to implement high resolution sensor functions, such as a scroll bar or wheel. However, no host software is required to implement buttons, including 8-way button functionality. Button sensors are implemented completely in digital logic on-chip with the status of each button reported in interrupt status registers.

The AD7143 can be programmed to operate in either full power mode, or in low power automatic wake-up mode. The automatic wake-up mode is particularly suited for portable devices that require low power operation giving the user significant power savings coupled with full functionality.

The AD7143 has an interrupt output, $\overline{\rm INT}$, to indicate when new data has been placed into the registers. $\overline{\rm INT}$ is used to interrupt the host on sensor activation.

The AD7143 operates from a 2.6 V to 3.6 V supply, and is available in a 16-lead, $4 \text{ mm} \times 4 \text{ mm} \text{ LFCSP_VQ}$.

CAPACITANCE SENSING THEORY

The AD7143 uses a method of sensing capacitance known as the shunt method. Using this method, an excitation source is connected to a transmitter generating an electric field to a receiver. The field lines measured at the receiver are translated into the digital domain by a Σ - Δ converter. When a finger, or other grounded object, interferes with the electric field, some of the field lines are shunted to ground and do not reach the receiver (see Figure 17). Therefore, the total capacitance measured at the receiver decreases when an object comes close to the induced field.




Figure 17. Single Layer Sensing Capacitance Method

In practice, the excitation source and Σ - Δ ADC are implemented on the AD7143, while the transmitter and receiver are constructed on a PCB that comprises the external sensor.

Registering a Sensor Activation

When a sensor is approached, the total capacitance associated with that sensor, measured by the AD7143, changes. When the capacitance changes to such an extent that a set threshold is exceeded, the AD7143 registers this as a sensor touch and then automatically updates the internal interrupt status registers.

Preprogrammed threshold levels are used to determine if a change in capacitance is due to a button being activated. If the capacitance exceeds one of the threshold limits, the AD7143 registers this as a true button activation. The same threshold principle is used to determine if other types of sensors, such as sliders or scroll wheels, are activated.

Complete Solution for Capacitance Sensing

Analog Devices, Inc. provides a complete solution for capacitance sensing. The two main elements to the solution are the sensor PCB and the AD7143.

If the application requires high resolution sensors, such as scroll bars or wheels, software is required that runs on the host processor. (No software is required for button sensors.) The memory requirements for the host depend upon the sensor, and are typically 9 kB of code and 600 bytes of data memory.




Figure 18. Three Part Capacitance Sensing Solution

Analog Devices supplies the sensor PCB footprint design libraries to the customer based on the customer's specifications, and supplies any necessary software on an open-source basis.

OPERATING MODES

The AD7143 has three operating modes. Full power mode, where the device is always fully powered, is suited for applications where power is not a concern. One example is game consoles that have an ac power supply. Low power mode, where the part automatically powers down, is tailored to give significant power savings over full power mode, and is suited for mobile applications where power must be conserved. In shutdown mode, the part shuts down completely.

The POWER_MODE bits (Bit 0 and Bit 1) of the control register set the operating mode on the AD7143. The control register is at Address 0x000. Table 6 shows the POWER_MODE settings for each operating mode. To put the AD7143 into shutdown mode, set the POWER_MODE bits to either 01 or 11.

Table 6. POWER_MODE Settings

POWER_MODE Bits	Operating Mode
00	Full power mode
01	Full shutdown mode
10	Low power mode
11	Full shutdown mode

The power-on default setting of the POWER_MODE bits is 00, full power mode.

Full Power Mode

In full power mode, all sections of the AD7143 remain fully powered at all times. While a sensor is being touched, the AD7143 processes the sensor data. If no sensor is touched, the AD7143 measures the ambient capacitance level and uses this data for the on-chip compensation routines. In full power mode, the AD7143 converts at a constant rate. See the CDC Conversion Sequence Time section for more information.

Low Power Mode

When in low power mode, the AD7143 POWER_MODE bits are set to 10 upon device initialization. If the external sensors are not touched, the AD7143 reduces its conversion frequency, thereby greatly reducing its power consumption. The part remains in a reduced power state when the sensors are not touched. Every LP_CONV_DELAY ms (200 ms, 400 ms, 600 ms or 800 ms), the AD7143 performs a conversion and uses this data to update the compensation logic. When an external sensor is touched, the AD7143 begins a conversion sequence every 25 ms to read back data from the sensors.

In low power mode, the total current consumption of the AD7143 is an average of the current used during a conversion, and the current used while the AD7143 is waiting for the next conversion to begin. For example, when LP_CONV_DELAY is 400 ms, the AD7143 typically uses 0.9 mA current for 25 ms and 15 μA for 400 ms of the conversion interval. Note that these conversion timings can be altered through the register settings. See the CDC Conversion Sequence Time section for more information.




Figure 19. Low Power Mode Operation

The time taken for the AD7143 to go from a full power state to a reduced power state, once the user stops touching the external sensors, is configurable. Once the sensors are not touched, the PWR_DWN_TIMEOUT bits, in the Ambient Compensation Ctrl 0 Register at Address 0x002, control the amount of time necessary for the device to return to a reduced power state.

CAPACITANCE SENSOR INPUT CONFIGURATION

Each input connection from the external capacitance sensors to the AD7143 converter can be uniquely configured by using the registers in Table 38 and Table 39. These registers are used to configure input pin connection setups, sensor offsets, sensor sensitivities, and sensor limits for each stage. Each sensor can be individually optimized. For example, a button sensor connected to STAGE0 can have a different sensitivity and offset values than a button with a different function that is connected to a different stage.

CIN INPUT MULTIPLEXER SETUP

The CIN_CONNECTION_SETUP registers in Table 38 list the available options for connecting the sensor input pin to the CDC.

The AD7143 has an on-chip multiplexer to route the input signals from each pin to the input of the converter. Each input pin can be tied to either the negative or the positive input of the CDC or can be left floating. Each input can also be internally connected to the C_{SHIELD} signal to help prevent cross coupling. If an input is not used, always connect it to C_{SHIELD}.

Connecting a CINx input pin to the positive CDC input results in a decrease in CDC output code when the corresponding sensor is activated. Connecting a CINx input pin to the negative CDC input results in an increase in CDC output code when the corresponding sensor is activated.

Two bits in each sequencer stage register control the mux setting for the input pin.




Figure 20. Input Mux Configuration Options

CAPACITIANCE-TO-DIGITAL CONVERTER

The capacitance-to-digital converter on the AD7143 has a Σ - Δ architecture with 16-bit resolution. Eight possible inputs to the CDC are connected to the input of the converter through a switch matrix. The sampling frequency of the CDC is 250 kHz.

OVERSAMPLING THE CDC OUTPUT

The decimation rate, or oversampling ratio, is determined by Bits[9:8] of the PWR_CONTROL register located at Address 0x000 and listed in Table 7.

Table 7. CDC Decimation Rate

Decimation Bit Value	Decimation Rate	CDC Output Rate Per Stage
00	256	3.072 ms
01	128	1.525 ms
10 ¹	-	-
11 ¹	_	-

¹ Do not use this setting.

The decimation process on the AD7143 is an averaging process where a number of samples are taken and the averaged result is output. Due to the architecture of the digital filter employed, the amount of samples taken (per stage) is equal to $3\times$ the decimation rate. Therefore, 3×256 or 3×128 samples are averaged to obtain each stage result.

The decimation process reduces the amount of noise present in the final CDC result. However, the higher the decimation rate, the lower the output rate per stage thus, a trade-off is possible between a noise free signal and speed of sampling.

CAPACITANCE SENSOR OFFSET CONTROL

There are two programmable DACs on board the AD7143 to null any capacitance sensor offsets. These offsets are associated with printed circuit board capacitance or capacitance due to any other source, such as connectors. In Figure 21, $C_{\rm IN}$ is the capacitance of the input sensors, while $C_{\rm BULK}$ is the capacitance between layers of the sensor PCB. $C_{\rm BULK}$ can be offset using the on-board DACs.




Figure 21. Capacitances Around the Sensor PCB

A simplified block diagram in Figure 22 shows how to apply the STAGE_OFFSET registers to null the offsets. The 7-bit POS_AFE_OFFSET and NEG_AFE_OFFSET registers program the offset DAC to provide 0.16 pF resolution offset adjustment over a range of ±20 pF. Apply the positive and negative offsets to either the positive or the negative CDC input using the NEG_AFE_OFFSET register and POS_AFE_OFFSET register. This process is only required once during the initial capacitance sensor characterization.




Figure 22. Analog Front-End Offset Control

CONVERSION SEQUENCER

The AD7143 has an on-chip sequencer to implement conversion control for the input channels. Up to eight conversion stages can be performed in sequence. Each of the eight conversion stages can measure an input from a different sensor. By using the Bank 2 registers, each stage can be uniquely configured to support multiple capacitance sensor interface requirements. For example, a sensor S1 can be assigned to STAGE1 and sensor S2 assigned to STAGE2.

The AD7143 on-chip sequence controller provides conversion control beginning with STAGE0. Figure 23 shows a block diagram of the CDC conversion stages and CIN inputs. A conversion sequence is a sequence of CDC conversions starting at STAGE0 and ending at the stage determined by the value programmed in the SEQUENCE_STAGE_NUM register. Depending on the number and type of capacitance sensors used, not all conversion stages are required. Use the SEQUENCE_STAGE_NUM register to set the number of conversions in one sequence, depending on the sensor interface requirements. For example, this register is set to 5 if the CIN inputs are mapped to only six stages. In addition, set the STAGE_CAL_EN registers according to the number of stages that are used.




Figure 23. CDC Conversion Stages

The number of required conversion stages depends completely on the number of sensors attached to the AD7143. Figure 24 shows how many conversion stages are required for each sensor, and how many inputs each sensor requires to the AD7143.




Figure 24. Sequencer Setup for Sensors

A button sensor generally requires one sequencer stage. However, it is possible to configure two button sensors to operate differentially for special applications where the user should not press both buttons simultaneously, such as a with rocker zoom switch on a digital camera.

In this case, only one button from the pair is activated at a time; pressing both buttons together activates neither button. This example is shown in Figure 24 for sensor buttons S2 and S3.

A scroll bar or slider requires eight stages. The result from each stage is used by the host software to determine the user's position on the scroll bar. The algorithm that performs this process is available from Analog Devices free of charge, upon signing a software license. Scroll wheels also require eight stages.

CDC CONVERSION SEQUENCE TIME

The time required for one complete measurement for all eight stages by the CDC is defined as the CDC conversion sequence time. The SEQUENCE_STAGE_NUM register and DECIMATION register determine the conversion time as listed in Table 8.

Table 8. CDC Conversion Times for Full Power Mode

	Conversion Time (ms)				
SEQUENCE_STAGE_NUM	Decimation = 128	Decimation = 256			
0	1.525	3.072			
1	3.072	6.144			
2	4.608	9.216			
3	6.144	12.288			
4	7.68	15.25			
5	9.216	18.432			
6	10.752	21.504			
7	12.288	24.576			

For example, while operating with a decimation rate of 128, if the SEQUENCE_STAGE_NUM register is set to 5 for the conversion of six stages in a sequence, the conversion sequence time is 9.216 ms.

Full Power Mode CDC Conversion Sequence Time

The full power mode CDC conversion sequence time for all eight stages is set by configuring the SEQUENCE_STAGE_NUM register and the DECIMATION register as outlined in Table 8.

Figure 25 shows a simplified timing diagram of the full power CDC conversion time. The full power mode CDC conversion time $t_{\text{CONV_FP}}$ is set using Table 8.




Figure 25. Full Power Mode CDC Conversion Sequence Time

Low Power Mode CDC Conversion Sequence Time with Delay

The frequency of each CDC conversion while operating in the low power automatic wake-up mode is controlled by using the LP_CONV_DELAY register located at Address 0x000[3:2], in addition to the registers listed in Table 8.

This feature provides some flexibility for optimizing the conversion time to meet system requirements vs. AD7143 power consumption. For example, maximum power savings is achieved when the LP_CONV_DELAY register is set to 3. With a setting of 3, the AD7143 automatically wakes up, performing a conversion every 800 ms.

Table 9. LP_CONV_DELAY Settings

LP_CONV_DELAY Bits	Delay Between Conversions
00	200 ms
01	400 ms
10	600 ms
11	800 ms

Figure 26 shows a simplified timing example of the low power CDC conversion time. As shown, the low power CDC conversion time is set by $t_{\text{CONV_FP}}$ and the LP_CONV_DELAY register.




Figure 26. Low Power Mode CDC Conversion Sequence Time

CDC CONVERSION RESULTS

Certain high-resolution sensors require the host to read back the CDC conversion results for processing. The registers required for host processing are located in the Bank 3 registers. The host processes the data readback from these registers using a software algorithm to determine position information. In addition to the results registers in the Bank 3 registers, the AD7143 provides the 16-bit CDC output data directly starting at Address 0x00B of Bank 1. Reading back the CDC 16-bit conversion data register allows for customer-specific application data processing.

NONCONTACT PROXIMITY DETECTION

The AD7143 internal signal processing continuously monitors all capacitance sensors for noncontact proximity detection. This feature provides the ability to detect when a user is approaching a sensor, immediately disabling all internal calibration while the AD7143 is automatically configured to detect a valid contact.

The proximity control register bits are described in Table 10. FP_PROXIMITY_CNT register bits and LP_PROXIMITY _CNT register bits and LP_PROXIMITY _CNT register bits control the length of the calibration disable period after proximity is detected in full power and low power modes. The calibration is disabled during this time and enabled again at the end of this period if the user is no longer approaching, or in contact with, the sensor. Figure 27 and Figure 28 show examples of how these registers are used to set the full and low power mode calibration disable periods.

Calibration disable period in full power mode = $(FP_PROXIMITY_CNT \times 16 \times Time for one conversion sequence in full power mode)$

Calibration disable period in low power mode = $(LP_PROXIMITY_CNT \times 4 \times Time \text{ for one conversion }$ sequence in low power mode)

RECALIBRATION

In certain situations, the proximity flag can be set for a long period, such as when a user hovers over a sensor for a long time. The environmental calibration on the AD7143 is suspended while the proximity is detected, but changes may occur to the ambient capacitance level during the proximity event. Even when the user has left the sensor untouched, the proximity flag may still be set. This could occur if the user interaction creates some moisture on the sensor causing the new sensor value to be different from the expected value. In this case, the AD7143 automatically forces an internal recalibration. This ensures that the ambient values are recalibrated, regardless of how long the user hovers over a sensor.

The AD7143 recalibrates automatically when the measured CDC value exceeds the stored ambient value by an amount determined by PROXIMITY_RECAL_LVL, for a set period know as the recalibration timeout. In full power mode, the recalibration

timeout is controlled by FP_PROXIMITY_RECAL and in low power mode, it is controlled by LP_PROXMTY_RECAL.

Recalibration timeout in full power mode = FP_PROXIMITY_RECAL × Time for one conversion sequence in full power mode

Recalibration timeout in low power mode = LP_PROXIMITY_RECAL × Time taken for one conversion sequence in low power mode

Figure 29 and Figure 30 show examples of using the FP_PROXIMITY_RECAL and LP_PROXIMITY_RECAL register bits to force a recalibration while operating in the full and low power modes. These figures show the result of a user approaching a sensor then leaving the sensor while the proximity detection remains active after the user discontinues contact with the sensor. This situation could occur if the user interaction created some moisture on the sensor causing the new sensor value to be different from the expected value. In this case, the internal recalibration is applied to automatically recalibrate the sensor. The forced recalibration event takes two interrupt cycles; therefore, it should not be set again during this interval.

PROXIMITY SENSITIVITY


The fast filter in Figure 31 is used to detect when some one is in close proximity to the sensor. Two conditions set the internal proximity detection signal using Comparator 1 and Comparator 2.

Comparator 1 detects when a user is approaching a sensor. The PROXIMITY_DETECTION_RATE register controls the sensitivity of Comparator 1. Consider, for example, if the PROXIMITY_DETECTION_RATE is set to 4, the Proximity 1 signal is set when the absolute difference between WORD1 and WORD3 exceeds four LSB codes.

Comparator 2 detects when a user hovers over a sensor or approaches a sensor very slowly. The PROXIMITY_RECAL_LVL register (Address 0x003) controls the sensitivity of Comparator 2. For example, if PROXIMITY_RECAL_LVL is set to 75, the Proximity 2 signal is set when the absolute difference between the fast filter average value and the ambient value exceeds 75 LSB codes.

Table 10. Proximity Control Registers (See Figure 31)

Register	Length	Register Address	Description
FP_PROXIMITY_CNT	4 bits	0x002 [7:4]	Calibration disable time in full power mode
LP_PROXIMITY_CNT	4 bits	0x002 [11:8]	Calibration disable time in low power mode
FP_PROXIMITY_RECAL	8 bits	0x004 [9:0]	Full power mode proximity recalibration control
LP_PROXIMITY_RECAL	6 bits	0x004 [15:10]	Low power mode proximity recalibration control
PROXIMITY_RECAL_LVL	8 bits	0x003 [13:8]	Proximity recalibration level
PROXIMITY_DETECTION_RATE	6 bits	0x003 [7:0]	Proximity detection rate



rigure 26. Low Power Mode Proximity Detection with LP_PROXIMITY_CNT = 4 and LP_CONV_DELAT = 0





Figure 29. Full Power Mode Proximity Detection with Forced Recalibration Example with $FP_PROXIMIT_CNT = 1$ and $FP_PROXIMIT_RECAL = 40$

Note that in Figure 29, the sequence conversion time, t_{CONV_FP}, is determined from Table 8.



 $Figure~30. Low~Power~Mode~Proximity~Detection~with~Forced~Recalibration~Example~with~LP_PROXIMIT_CNT=4~and~LP_PROXIMITY_RECAL=10~and~LP_PROXIMITY_$

FF SKIP CNT

The proximity detection fast FIFO is used by the on-chip logic to determine if proximity is detected. The fast FIFO expects to receive samples from the converter at a set rate. Using FF_SKIP_CNT normalizes the frequency of the samples going into the FIFO, regardless of how many conversion stages are in a sequence. In Register 0x02, Bits[3:0] are the fast filter skip control, FF_SKIP_CNT. This value determines which CDC samples are not used (skipped) in the proximity detection fast FIFO.

Determining the FF_SKIP_CNT value is required only once during the initial setup of the capacitance sensor interface.

Table 11 shows how FF_SKIP_CNT controls the update rate to the fast FIFO. The recommended value for FF_SKIP_CNT when using all 12 conversion stages on the AD7143 is

 $FF_SKIP_CNT = 0000 = no samples skipped$

SLOW FIFO

As shown in Figure 31, a number of FIFOs are implemented on the AD7143. These FIFOs are located in Bank 3 of the on-chip memory. The slow FIFOs are used by the on-chip logic to monitor the ambient capacitance level from each sensor.

AVG_FP_SKIP and AVG_LP_SKIP

In Register 0x001, Bits[13:12] are the slow FIFO skip control for full power mode, AVG_FP_SKIP. Bits[15:14] in the same register are the slow FIFO skip control for low power mode, AVG_LP_SKIP. These values determine which CDC samples are not used (skipped) in the slow FIFO. Changing theses values slows down or speeds up the rate at which the ambient

capacitance value tracks the measured capacitance value read by the converter.

Slow FIFO update rate in full power mode is equal to

$$AVG_FP_SKIP \times [(3 \times Decimation\ Rate) \times \\ (SEQUENCE_STAGE_NUM + 1) \times (FF_SKIP_CNT + 1) \times 4 \times 10^{-7}]$$

Slow FIFO update rate in low power mode is equal to

$$(AVG_LP_SKIP + 1) \times [(3 \times Decimation Rate) \times SEQUENCE_STAGE_NUM + 1) \times (FF_SKIP_CNT + 1) \times 4 \times 10^{-7}] / [(FF_SKIP_CNT + 1) + LP_CONV_DELAY]$$

The slow FIFO is used by the on-chip logic to track the ambient capacitance value. The slow FIFO expects to receive samples from the converter at a rate of 33 ms to 40 ms. AVG_FP_SKIP and AVG_LP_SKIP are used to normalize the frequency of the samples going into the FIFO, regardless of how many conversion stages are in a sequence.

Determining the AVG_FP_SKIP and AVG_LP_SKIP value is only required once during the initial setup of the capacitance sensor interface. Recommended values for these settings when using all 12 conversion stages on the AD7143 are

$$AVG_FP_SKIP = 00 = skip\ 3\ samples$$

 $AVG_LP_SKIP = 00 = no samples skipped$

SLOW FILTER UPDATE LVL

The SLOW_FILTER_UPDATE_LVL controls whether or not the most recent CDC measurement goes into the slow FIFO (slow filter). The slow filter is updated when the difference between the current CDC value and last value pushed into the slow FIFO is greater than SLOW_FILTER_UPDATE_LVL. This variable is in Ambient Control Register 1, at Address 0x003.

Table 11. FF_SKIP_CNT Settings

	FAST FIFO Update Rate		
FF_SKIP_CNT	Decimation = 128	Decimation = 256	
0	$1.525 \times (SEQUENCE_STAGE_NUM + 1) ms$	3.072 × (SEQUENCE_STAGE_NUM + 1) ms	
1	$3.072 \times (SEQUENCE_STAGE_NUM + 1) ms$	6.144 × (SEQUENCE_STAGE_NUM + 1) ms	
2	$4.608 \times (SEQUENCE_STAGE_NUM + 1) ms$	9.216 × (SEQUENCE_STAGE_NUM + 1) ms	
3	$6.144 \times (SEQUENCE_STAGE_NUM + 1) ms$	12.288 × (SEQUENCE_STAGE_NUM + 1) ms	
4	$7.68 \times (SEQUENCE_STAGE_NUM + 1) ms$	$15.25 \times (SEQUENCE_STAGE_NUM + 1) ms$	
5	$9.216 \times (SEQUENCE_STAGE_NUM + 1) ms$	18.432 × (SEQUENCE_STAGE_NUM + 1) ms	
6	$10.752 \times (SEQUENCE_STAGE_NUM + 1) ms$	21.504 × (SEQUENCE_STAGE_NUM + 1) ms	
7	12.288 × (SEQUENCE_STAGE_NUM + 1) ms	24.576 × (SEQUENCE_STAGE_NUM + 1) ms	
8	$13.824 \times (SEQUENCE_STAGE_NUM + 1) ms$	27.648 × (SEQUENCE_STAGE_NUM + 1) ms	
9	$15.25 \times (SEQUENCE_STAGE_NUM + 1) ms$	30.72 × (SEQUENCE_STAGE_NUM + 1) ms	
10	16.896 × (SEQUENCE_STAGE_NUM + 1) ms	33.792 × (SEQUENCE_STAGE_NUM + 1) ms	
11	18.432 × (SEQUENCE_STAGE_NUM + 1) ms	25.864 × (SEQUENCE_STAGE_NUM + 1) ms	
12	19.968 × (SEQUENCE_STAGE_NUM + 1) ms	$39.925 \times (SEQUENCE_STAGE_NUM + 1) ms$	
13	21.504 × (SEQUENCE_STAGE_NUM + 1) ms	43.008 × (SEQUENCE_STAGE_NUM + 1) ms	
14	$23.04 \times (SEQUENCE_STAGE_NUM + 1) ms$	46.08 × (SEQUENCE_STAGE_NUM + 1) ms	
15	24.576 × (SEQUENCE_STAGE_NUM + 1) ms	49.152 × (SEQUENCE_STAGE_NUM + 1) ms	

NOTES

- 1. SLOW FILTER EN IS SET AND SW1 IS CLOSED WHEN STAGE_SF_WORD 0 TO STAGE_SF_WORD 1 EXCEEDS THE VALUE PROGRAMMED IN THE SLOW_FILTER_UPDATE_LVL REGISTER PROVIDING PROXIMITY IS NOT SET.
- 2. PROXIMITY 1 IS SET WHEN STAGE_FF_WORD 0 TO STAGE_FF_WORD 3 EXCEEDS THE VALUE PROGRAMMED IN THE PROXIMITY_DETECTION_RATE REGISTER.
- 3. PROXIMITY 2 IS SET WHEN |AVERAGE-AMBIENT| EXCEEDS THE VALUE PROGRAMMED IN THE PROXIMITY_RECAL_LVL REGISTER.
 4. DESCRIPTION OF COMPARATOR FUNCTIONS:
- COMPARATOR 1: USED TO DETECT WHEN A USER IS APPROACHING OR LEAVING A SENSOR.
- COMPARATOR 2: USED TO DETECT WHEN A USER IS HOVERING OVER A SENSOR, OR APPROACHING A SENSOR VERY SLOWLY. ALSO USED TO DETECT IF THE SENSOR AMBIENT LEVEL HAS CHANGED AS A RESULT OF THE USER INTERACTION. FOR EXAMPLE, HUMIDITY OR DIRT LEFT BEHIND ON SENSOR.
- COMPARATOR 3: USED TO ENABLE THE SLOW FILTER UPDATE RATE. THE SLOW FILTER IS UPDATED WHEN SLOW FILTER EN IS SET AND PROXIMITY IS NOT SET.

Figure 31. AD7143 Proximity Detection and Environmental Calibration




Figure 32. AD7143 Maximum and Minimum Level Detection Logic

ENVIRONMENTAL CALIBRATION

The AD7143 provides on-chip capacitance sensor calibration to automatically adjust for environmental conditions that have an effect on the capacitance sensor ambient levels. Capacitance sensor output levels are sensitive to temperature, humidity, and in some cases, dirt. The AD7143 achieves optimal and reliable sensor performance by continuously monitoring the CDC ambient levels and correcting for any changes by adjusting the STAGE_HIGH_THRESHOLD and STAGE_LOW_THRESHOLD register values as described in Equation 1 and Equation 2. The CDC ambient level is defined as the capacitance sensor output level during periods when the user is not approaching or in contact with the sensor.

The compensation logic runs automatically on every conversion after configuration when the AD7143 is not being touched. This allows the AD7143 to account for rapidly changing environmental conditions.

The ambient compensation control registers located at Address 0x002, Address 0x003 and Address 0x004 give the host access to general setup and controls for the compensation algorithm. The RAM stores the compensation data for each conversion stage, as well as setup information specific to each stage.

Figure 33 shows an example of an ideal capacitance sensor behavior where the CDC ambient level remains constant regardless of the environmental conditions. The CDC output shown is for a pair of differential button sensors, where one sensor caused an increase, and the other a decrease in measured capacitance when activated.

The positive and negative sensor threshold levels are calculated as a percentage of the STAGE_OFFSET_HIGH and STAGE_OFFSET_LOW values based on the threshold sensitivity settings and the ambient value. These values for this example are sufficient to detect a sensor contact, resulting with the AD7143 asserting the $\overline{\rm INT}$ output when the threshold levels are exceeded.




Figure 33. Ideal Sensor Behavior with a Constant Ambient Level

CAPACITANCE SENSOR BEHAVIOR WITHOUT CALIBRATION

Figure 34 shows the typical behavior of a capacitance sensor with no applied calibration. This figure shows ambient levels drifting over time as environmental conditions change. The ambient level drift has resulted in the detection of a missed user contact on Sensor 2.

This is a result of the initial STAGE_LOW_THRESHOLD remaining constant while the ambient levels drifted upward beyond the detection range. The Capacitance Sensor Behavior with Calibration section describes how the AD7143 adaptive calibration algorithm prevents errors such as this from occurring.





Figure 34. Typical Sensor Behavior without Calibration Applied

CAPACITANCE SENSOR BEHAVIOR WITH CALIBRATION

The AD7143 on-chip adaptive calibration algorithm prevents sensor detection errors, such as the one shown in Figure 34. This is achieved by monitoring the CDC ambient levels and readjusting the initial STAGE_OFFSET_HIGH and STAGE_OFFSET_LOW values according to the amount of ambient drift measured on each sensor.

The internal STAGE_HIGH_THRESHOLD and STAGE_LOW_THRESHOLD values, shown in Equation 1 and Equation 2, are automatically updated based on the new STAGE_OFFSET_HIGH and STAGE_OFFSET_LOW values. This closed-loop routine ensures the reliability and repeatable operation of every sensor connected to the AD7143 under dynamic environmental conditions. Figure 35 shows a simplified example of how the AD7143 applies the adaptive calibration process resulting in no interrupt errors under changing CDC ambient levels due to environmental conditions.



1INITIAL STAGE_OFFSET_HIGH REGISTER VALUE.
2POST CALIBRATED REGISTER STAGE_HIGH_THRESHOLD.
3POST CALIBRATED REGISTER STAGE_HIGH_THRESHOLD.
4INITIAL STAGE_LOW_THRESHOLD.
5POST CALIBRATED REGISTER STAGE_LOW_THRESHOLD.
6POST CALIBRATED REGISTER STAGE_LOW THRESHOLD.

Figure 35. Typical Sensor Behavior with Calibration Applied on the Data Path

On-Chip Logic Stage High Threshold Calculation

$$STAGE_HIGH_THRESHOLD = STAGE_SF_AMBIENT + \left(\frac{STAGE_OFFSET_HIGH}{4}\right) + \left(\frac{STAGE_OFFSET_HIGH}{-}\right) \times POS_THRESHOLD_SENSITIVITY$$
(1)

On-Chip Logic Stage Low Threshold Calculation

$$STAGE_LOW_THRESHOLD = STAGE_SF_AMBIENT + \left(\frac{STAGE_OFFSET_LOW}{4}\right) + \left(\frac{STAGE_OFFSET_LOW - \frac{STAGE_OFFSET_LOW}{4}}{16}\right) \times NEG_THRESHOLD_SENSITIVITY$$
(2)

Table 12. Additional Information about Environmental Calibration and Adaptive Threshold Registers

Register	Location	Description
NEG_THRESHOLD_SENSITIVITY	Bank 2	Used in Equation 2. This value is programmed once at start up.
NEG_PEAK_DETECT	Bank 2	Used by Internal Adaptive Threshold Logic Only. The NEG_PEAK_DETECT is set to a percentage of the difference between the ambient CDC value and the minimum average CDC value. If the output of the CDC gets within the NEG_PEAK_DETECT percentage of the minimum average, only then is the minimum average value updated.
POS_THRESHOLD_SENSITIVITY	Bank 2	Used in Equation 1. This value is programmed once at startup.
POS_PEAK_DETECT	Bank 2	Used by Internal Adaptive Threshold Logic Only. The POS_PEAK_DETECT is set to a percentage of the difference between the ambient CDC value, and the maximum average CDC value. If the output of the CDC gets within the POS_PEAK_DETECT percentage of the minimum average, only then is the maximum average value updated.
STAGE_OFFSET_LOW	Bank 2	Used in Equation 2. An initial value (based on sensor characterization) is programmed into this register at startup. The AD7143 on-chip calibration algorithm automatically updates this register based on the amount of sensor drift due to changing ambient conditions. Set to 80% of the STAGE_OFFSET_LOW_CLAMP value.
STAGE_OFFSET_HIGH	Bank 2	Used in Equation 1. An initial value (based on sensor characterization) is programmed into this register at startup. The AD7143 on-chip calibration algorithm automatically updates this register based on the amount of sensor drift due to changing ambient conditions. Set to 80% of the STAGE_OFFSET_HIGH_CLAMP value.
STAGE_OFFSET_HIGH_CLAMP	Bank 2	Used by Internal Environmental Calibration and Adaptive Threshold Algorithms Only. An initial value (based on sensor characterization) is programmed into this register at startup. The value in this register prevents a user from causing a sensor output value to exceed the expected nominal value. Set to the maximum expected sensor response, maximum change in CDC output code.
STAGE_OFFSET_LOW_CLAMP	Bank 2	Used by Internal Environmental Calibration and Adaptive Threshold Algorithms Only. An initial value (based on sensor characterization) is programmed into this register at startup. The value in this register prevents a user from causing a sensor output value to exceed the expected nominal value. Set to the minimum expected sensor response, minimum change in CDC output code.
STAGE_SF_AMBIENT	Bank 3	Used in Equation 1 and Equation 2. This is the ambient sensor output, when the sensor is not touched, as calculated using the slow FIFO.
STAGE_HIGH_THRESHOLD	Bank 3	Equation 1 Value.
STAGE_LOW_THRESHOLD	Bank 3	Equation 2 Value.