## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

12-bit ADC, $1 \mu$ s per channel conversion time 6 analog input channels, common-mode range 0.5 V to 27.5 V
6 auxiliary ADC inputs
$\pm 1.6 \mathrm{mV}$ cell voltage accuracy
On-chip voltage regulator
Cell balancing interface
Daisy-chain interface
Internal reference: $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$1.8 \mu \mathrm{~A}$ power-down current
High input impedance
Serial interface with alert function
1 SPI interface for up to $\mathbf{4 8}$ channels
CRC protection on read and write commands
On-chip registers for channel sequencing
$V_{D D}$ operating range: 8 V to 30 V
Temperature range: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$

## 48-lead LQFP

Qualified for automotive applications

## APPLICATIONS

Lithium ion battery monitoring
Electric and hybrid electric vehicles
Power supply backup

## Power tools

## GENERAL DESCRIPTION

The AD7280A ${ }^{1}$ contains all the functions required for generalpurpose monitoring of stacked lithium ion batteries as used in hybrid electric vehicles, battery backup applications, and power tools. The part has multiplexed cell voltage and auxiliary ADC measurement channels for up to six cells of battery management. An internal $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ reference is provided that allows a cell voltage accuracy of $\pm 1.6 \mathrm{mV}$. The ADC resolution is 12 bits and allows conversion of up to 48 cells within $7 \mu$ s.
The AD7280A operates from a single $V_{D D}$ supply that has a range of 8 V to 30 V (with an absolute maximum rating of 33 V ). The part provides six differential analog input channels to accommodate large common-mode signals across the full $\mathrm{V}_{\mathrm{DD}}$ range. Each channel allows an input signal range, VIN(+) - VIN(-), of 1 V to 5 V . The input pins assume a series stack of six cells. In addition, the part includes six auxiliary ADC input channels that can be used for temperature measurement or system diagnostics.

[^0]
## Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

$\qquad$

- AD7280A Evaluation Board


## DOCUMENTATION

## Data Sheet

- AD7280A: Lithium Ion Battery Monitoring System Data Sheet


## User Guides

- UG-252: Evaluation Board for the AD7280A Lithium Ion Battery Monitoring System


## SOFTWARE AND SYSTEMS REQUIREMENTS

- AD7280A IIO Lithium Ion Battery Monitoring System Linux Driver


## REFERENCE DESIGNS <br> $\qquad$

- CN0197
- CN0235


## DESIGN RESOURCES

- AD7280A Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all AD7280A EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## AD7280A

## TABLE OF CONTENTS

Features .....  1
Applications .....  1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Power Specifications ..... 5
Timing Specifications ..... 6
Absolute Maximum Ratings ..... 7
Thermal Resistance ..... 7
ESD Caution ..... 7
Pin Configuration and Function Descriptions. ..... 8
Typical Performance Characteristics ..... 11
Terminology ..... 14
Theory of Operation ..... 15
Circuit Information ..... 15
Converter Operation ..... 15
Analog Input Structure ..... 16
Transfer Function ..... 16
Typical Connection Diagrams ..... 17
Reference ..... 19
Converting Cell Voltages and Auxiliary ADC Inputs ..... 19
Converting Cell Voltages and Auxiliary ADC Inputs in a Chain of AD7280As ..... 21
Conversion Window ..... 22
Self-Test Conversion ..... 22
Connection of Fewer Than Six Voltage Cells ..... 22
Auxiliary ADC Inputs ..... 23
Power Requirements ..... 23
Power-Down ..... 24
Power-Up Time ..... 25
Cell Balancing Outputs ..... 25
Alert Output ..... 27
Register Map ..... 28
Cell Voltage Registers ..... 28
Auxiliary ADC Registers ..... 28
Self-Test Register ..... 28
Control Register ..... 28
Cell Overvoltage Register. ..... 29
Cell Undervoltage Register ..... 30
AUX ADC Overvoltage Register ..... 30
AUX ADC Undervoltage Register ..... 30
Alert Register ..... 30
Cell Balance Register ..... 30
CBx Timer Registers ..... 30
PD Timer Register ..... 31
Read Register ..... 31
CNVST Control Register ..... 31
Serial Interface ..... 32
Writing to the AD7280A ..... 32
Reading from the AD7280A ..... 33
Daisy-Chain Interface ..... 34
Addressing the AD7280A While Reading Back Conversion or Register Data ..... 34
Initializing the AD7280A ..... 34
Write Acknowledge ..... 35
Cyclic Redundancy Check ..... 35
Examples of Interfacing with the AD7280A ..... 38
Convert and Readback Routine ..... 38
Examples ..... 38
EMC Guidelines ..... 44
Schematic and Layout Guidelines ..... 44
Operation in a Noisy Environment ..... 44
Software Flowchart ..... 45
Outline Dimensions ..... 46
Ordering Guide ..... 46
Automotive Products ..... 46

## REVISION HISTORY

## 4/11—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}$ to $30 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{DV}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REG}}, \mathrm{V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


## AD7280A


${ }^{1}$ For dc accuracy specifications, the LSB size for cell voltage measurements is $\left(2 \times V_{\text {REF }}-1 \mathrm{~V}\right) / 4096$. The $\operatorname{LSB}$ size for auxiliary ADC input voltage measurements is $\left(2 \times V_{\text {REF }}\right) / 4096$.
${ }^{2}$ ADC unadjusted error includes the INL of the ADC and the gain and offset errors of the VINO to VIN6 input channels.
${ }^{3}$ The conversion accuracy during cell balancing is decreased due to the activation of the cell balance circuitry. The ADC unadjusted error increases by a factor of 4.
${ }^{4}$ Total unadjusted error includes the INL of the ADC and the gain and offset errors of the VINO to VIN6 input channels, as well as the reference error, that is, the difference between the ideal and actual reference voltage and the temperature coefficient of the 2.5 V reference.
${ }^{5}$ The conversion accuracy during cell balancing is decreased due to the activation of the cell balance circuitry. The total unadjusted error increases by a factor of 4.
${ }^{6}$ For the full analog input range, that is, 1 V to $2 \times \mathrm{V}_{\text {REF }}$, the total unadjusted error increases by $20 \%$.
${ }^{7}$ The total current measured on the input pins while converting is the sum of the static and dynamic leakage currents. See the Terminology section.
${ }^{8}$ Bit D3 of the control register is set to 0 (thermistor termination resistor function is not in use).
${ }^{9}$ ADC unadjusted error includes the INL of the ADC and the gain and offset errors of the AUXx input channels.
${ }^{10}$ Total unadjusted error includes the INL of the ADC and the gain and offset errors of the AUXX input channels, as well as the reference error, that is, the difference between the ideal and actual reference voltage and the temperature coefficient of the 2.5 V reference.
${ }^{11}$ The turn-on settling time is the time from the rising edge of the $\overline{\mathrm{PD}}$ signal until the conversion result settles to the specified accuracy. This includes the time required to power up the regulator and the reference. Note that a rising edge on the CNVST input is also required to power up the reference. This rising edge should occur after the rising edge on $\overline{\mathrm{PD}}$.
${ }^{12}$ Sample tested during initial release to ensure compliance.
${ }^{13}$ The regulator output voltage is specified with an external 5 mA load in addition to the current required to drive the $\mathrm{AV}_{c c}$, $\mathrm{DV}_{\text {cc, }}$, and $\mathrm{V}_{\text {DRive }}$ supplies of the $A D 7280 \mathrm{~A}$.
${ }^{14}$ This specification refers to the maximum regulator output current that is available for external use.
${ }^{15}$ The CBx outputs can be set to 0 V or $\mathrm{V}_{\text {REG }}$ with respect to the negative terminal of the cell being balanced.
${ }^{16}$ The CB1 to CB6 output ramp-up times are defined from the rising edge of the $\overline{\mathrm{CS}}$ command until the CB output exceeds $\mathrm{V}_{\text {REG }}-1 \mathrm{~V}$ with respect to the negative terminal of the cell being balanced.
${ }^{17}$ The CB1 to CB6 output ramp-down times are defined from the rising edge of the $\overline{C S}$ command until the CB output falls below 50 mV with respect to the negative terminal of the cell being balanced.

## POWER SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}$ to $30 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{DV}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REG}}, \mathrm{V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |
| $V_{\text {DD }}$ | 8 |  | 30 | V |  |
| Master Device |  |  |  |  |  |
| IDD During Conversion |  | 5.6 | 7.3 | mA |  |
| Ido During Data Readback |  | 5.3 | 7.0 | mA |  |
| Ido During Cell Balancing |  | 5.1 | 6.8 | mA |  |
| Ido Software Power-Down |  | 2.5 | 2.9 | mA |  |
| IDD Full Power-Down Mode |  | 1.8 | 5 | $\mu \mathrm{A}$ |  |
| Slave Device |  |  |  |  |  |
| Ido During Conversion |  | 6.9 | 8.7 | mA |  |
| IDD During Data Readback |  | 6.5 | 8.2 | mA |  |
| IDD During Cell Balancing |  | 6.4 | 8.0 | mA |  |
| Ido Software Power-Down |  | 3.8 | 4.2 | mA |  |
| IdD Full Power-Down Mode |  | 1.8 | 5 | $\mu \mathrm{A}$ |  |
| POWER DISSIPATION |  |  |  |  |  |
| Master Device |  |  |  |  | $V_{D D}=30 \mathrm{~V}$ |
| During Conversion |  | 170 | 220 | mW |  |
| During Data Readback |  | 160 | 210 | mW |  |
| During Cell Balancing |  | 155 | 205 | mW |  |
| Software Power-Down |  | 75 | 90 | mW |  |
| Full Power-Down Mode |  | 54 | 150 | $\mu \mathrm{W}$ |  |
| Slave Device |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=30 \mathrm{~V}$ |
| During Conversion |  | 210 | 265 | mW |  |
| During Data Readback |  | 195 | 250 | mW |  |
| During Cell Balancing |  | 192 | 240 | mW |  |
| Software Power-Down |  | 115 | 130 | mW |  |
| Full Power-Down Mode |  | 54 | 150 | $\mu \mathrm{W}$ |  |

## AD7280A

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}$ to $30 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{DV}_{\mathrm{CC}}=\mathrm{AV}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{REG}}, \mathrm{V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter ${ }^{1}$ | Min | Typ | Max | Unit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tconv |  |  |  |  | ADC conversion time |
|  | 425 | 560 | 695 | ns | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | 425 |  | 720 | ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $t_{\text {ACO }}$ |  |  |  |  | ADC acquisition time, Bits[D6:D5] of the control register set to 00 |
|  | 340 | 400 | 465 | ns | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | 340 |  | 470 | ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $t_{\text {Ace }}$ |  |  |  |  | ADC acquisition time, Bits[D6:D5] of the control register set to 01 |
|  | 665 | 800 | 1010 | ns | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | 665 |  | 1030 | ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $t_{\text {Ace }}$ |  |  |  |  | ADC acquisition time, Bits[D6:D5] of the control register set to 10 |
|  | 1005 | 1200 | 1460 | ns | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | 1005 |  | 1510 | ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $t_{\text {ace }}$ |  |  |  |  | ADC acquisition time, Bits[D6:D5] of the control register set to 11 |
|  | 1340 | 1600 | 1890 | ns | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
|  | 1340 |  | 1945 | ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| toelay |  | 200 | 250 | ns | Propagation delay between the falling edges of $\overline{\text { CNVST }}$ of adjacent parts in the daisy chain |
| twalt | 5 |  |  | $\mu \mathrm{s}$ | Time required between the end of conversions and the beginning of readback of the conversion results |
| $\mathrm{f}_{\text {scık }}$ |  |  | 1 | MHz | Frequency of serial read clock |
| touiet | 200 |  |  | ns | Minimum quiet time required between the end of a serial read and the start of the next conversion |
| $\mathrm{t}_{1}{ }^{2}$ | 0.4 |  | 50 | $\mu \mathrm{s}$ | $\overline{\text { CNVST }}$ low pulse |
| $\mathrm{t}_{2}$ | 10 |  |  | ns | $\overline{\mathrm{CS}}$ falling edge to SCLK rising edge |
| $t_{3}$ |  |  | 20 | ns | Delay from $\overline{C S}$ falling edge until SDO is three-state disabled |
| $\mathrm{t}_{4}$ | 5 |  |  | ns | SDI setup time prior to SCLK falling edge |
| $\mathrm{t}_{5}$ | 4 |  |  | ns | SDI hold time after SCLK falling edge |
| $\mathrm{t}_{6}{ }^{3}$ |  |  | 28 | ns | Data access time after SCLK rising edge |
| $\mathrm{t}_{7}$ | 20 |  |  | ns | SCLK to data valid hold time |
| $\mathrm{t}_{8}$ | $0.45 \times$ tsclı |  |  | ns | SCLK high pulse width |
| $\mathrm{t}_{9}$ | $0.45 \times \mathrm{t}_{\text {sclı }}$ |  |  | ns | SCLK low pulse width |
| $\mathrm{t}_{10}{ }^{4}$ | 100 |  |  | ns | $\overline{\mathrm{CS}}$ rising edge to SCLK rising edge |
| $\mathrm{t}_{11}$ |  |  | 10 | ns | $\overline{\mathrm{CS}}$ rising edge to SDO high impedance |
| $\mathrm{t}_{12}$ | 3 |  |  | $\mu \mathrm{s}$ | $\overline{\mathrm{CS}}$ high time required between each 32-bit write/read command |

[^1]
## Timing Diagram



Figure 2. Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{S S}$, AGND | -0.3 V to +33 V |
| $V_{\text {ss }}$ to AGND, DGND | -0.3 V to +0.3 V |
| VIN0 to VIN5 Voltage to Vss, AGND | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| VIN6 Voltage to V ${ }_{\text {ss }}$, AGND | $\mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+1 \mathrm{~V}$ |
| CB1 Output to $\mathrm{V}_{5 s}$, AGND | -0.3 V to $\mathrm{DV}_{\text {cc }}+0.3 \mathrm{~V}$ |
| CBx Output to VIN (x-1) ${ }^{1}$ | -0.3 V to $\mathrm{VIN}(\mathrm{x}-1)^{1}+7 \mathrm{~V}$ |
| AUX1 to AUX6 Voltage to $\mathrm{V}_{5 s}$, AGND | -0.3 V to $\mathrm{AV}_{c c}+0.3 \mathrm{~V}$ |
|  | -0.3 V to $\mathrm{AV}_{\text {cc }}+0.3 \mathrm{~V}$ |
| AV $\mathrm{ccc}^{\text {to }} \mathrm{V}_{\text {ss, }}$, AGND, DGND | -0.3 V to +7 V |
| $D V_{\text {cc }}$ to $A V_{c c}$ | -0.3 V to +0.3 V |
| DV $\mathrm{cc}_{\text {c }}$ to $\mathrm{V}_{\text {ss }}$, DGND | -0.3 V to +7 V |
| $\mathrm{V}_{\text {drive }}$ to $\mathrm{V}_{\text {SS }}$, AGND | -0.3 V to +7 V |
| AGND to DGND | -0.3 V to +0.3 V |
| Digital Input Voltage to $\mathrm{V}_{\text {ss }}$, DGND | -0.3 V to $\mathrm{V}_{\text {DRIVE }}+0.3 \mathrm{~V}$ |
| Digital Output Voltage to V ${ }_{\text {ss }}$, DGND | -0.3 V to $\mathrm{V}_{\text {DRIVE }}+0.3 \mathrm{~V}$ |
| Input Current to Any Pin Except Supply Pins ${ }^{2}$ | $\pm 10 \mathrm{~mA}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Pb-Free Temperature, Soldering Reflow | $260(+0)^{\circ} \mathrm{C}$ |
| ESD | 2 kV |

[^2]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
To conform with IPC 2221 industrial standards, it is advisable to use conformal coating on the high voltage pins.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{Jc}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 48-Lead LQFP (ST-48) | 76.2 | 17 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,3,5,7,9 \\ & 11,13 \end{aligned}$ | VIN6 to VIN0 | Analog Input 6 to Analog Input 0 . VIN0 should be connected to the base of the series-connected battery cells. VIN1 should be connected to the top of Cell 1, VIN2 should be connected to the top of Cell 2, and so on (see Figure 28 and Figure 29). |
| $\begin{aligned} & 2,4,6,8 \\ & 10,12 \end{aligned}$ | CB6 to CB1 | Cell Balance Output 6 to Cell Balance Output 1. These pins provide a voltage output that can be used to supply the gate drive of an external cell balancing transistor. Each CBx output provides a 0 V or 5 V voltage output referenced to the absolute amplitude of the negative terminal of the battery cell that is being balanced. |
| 14 | MASTER | Voltage Input. Connect the MASTER pin of the AD7280A that is connected directly to the DSP/microprocessor to the $V_{D D}$ supply pin through a $10 \mathrm{k} \Omega$ resistor. In an application with two or more AD7280As in a daisy chain, the MASTER pins of the remaining AD7280As in the daisy chain should be tied to their respective $\mathrm{V}_{\mathrm{ss}}$ supply pins through $10 \mathrm{k} \Omega$ resistors. |
| 15 | $\overline{P D}$ | Power-Down Input. This input is used to power down the AD7280A. When the AD7280A acts as a master, the $\overline{\mathrm{PD}}$ input is supplied from the DSP/microprocessor. When the AD7280A acts as a slave in a daisy chain, the $\overline{\mathrm{PD}}$ input should be connected to the $\overline{\text { PDhi }}$ output of the AD7280A immediately below it in potential in the daisy chain. |
| 16 | $V_{D D}$ | Positive Power Supply Voltage for the High Voltage Analog Input Structure of the AD7280A. The supply must be greater than the minimum voltage of $8 \mathrm{~V} . \mathrm{V}_{\mathrm{DD}}$ can be supplied directly from the cell with the highest potential of the four, five, or six cell battery stacks that the AD7280A is monitoring. The maximum voltage that should be applied between $\mathrm{V}_{D D}$ and $\mathrm{V}_{5 S}$ is 30 V . Place $10 \mu \mathrm{~F}$ and 100 nF decoupling capacitors on the $\mathrm{V}_{D D}$ pin. |
| 17 | $\mathrm{V}_{\text {SS }}$ | Negative Power Supply Voltage for the High Voltage Analog Input Structure of the AD7280A. This input should be at the same potential as the AGND/DGND voltage. |
| 18 | $V_{\text {ReG }}$ | Analog Voltage Output, 5.2 V. The internally generated $\mathrm{V}_{\text {REG }}$ voltage, which provides the supply voltage for the ADC core, is available on this pin for use external to the AD7280A. Place $1 \mu \mathrm{~F}$ and 100 nF decoupling capacitors on the $\mathrm{V}_{\text {reg }}$ pin. |
| 19 | DV ${ }_{\text {cc }}$ | Digital Supply Voltage, 4.9 V to 5.5 V . The $\mathrm{DV}_{c c}$ and $\mathrm{AV}_{\mathrm{cc}}$ voltages should ideally be at the same potential. For best performance, it is recommended that the $D V_{c c}$ and $A V_{c c}$ pins be shorted together to ensure that the voltage difference between them never exceeds 0.3 V , even on a transient basis. This supply should be decoupled to DGND. Place 100 nF decoupling capacitors on the DV сc pin . The $\mathrm{DV}_{\text {cc }}$ supply pin should be connected to the $\mathrm{V}_{\text {REG }}$ output. |
| 20 | DGND | Digital Ground. Ground reference point for all digital circuitry on the AD7280A. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 21 | $\overline{\mathrm{CS}}$ | Chip Select Input. The $\overline{\mathrm{CS}}$ input is used to frame the input and output data on the SPI and daisy-chain interfaces. On the master AD7280A device, the $\overline{C S}$ input is supplied from the DSP/microprocessor. When the AD7280A acts as a slave in a daisy chain, this input should be connected to the $\overline{\text { CShi }}$ output of the AD7280A immediately below it in potential in the daisy chain. |
| 22 | SCLK | Serial Clock Input. On the master AD7280A device, the SCLK input is supplied from the DSP/microprocessor. When the AD7280A acts as a slave in a daisy chain, this input should be connected to the SCLKhi output of the AD7280A immediately below it in potential in the daisy chain. |
| 23 | SDI | Serial Data Input. Data to be written to the on-chip registers is provided on this input and is clocked into the AD7280A on the falling edge of the SCLK input. On the master AD7280A device, SDI is the data input of the SPI interface. When the AD7280A acts as a slave in a daisy chain, this input accepts data from the SDOhi output of the AD7280A immediately below it in potential in the daisy chain. |
| 24 | $\overline{\text { CNVST }}$ | Convert Start Input. The conversion is initiated on the falling edge of CNVST. On the master AD7280A, the $\overline{\text { CNVST }}$ pulse is supplied from the DSP/microprocessor; this input can also be tied to DV ${ }_{c c}$ and the conversion initiated through the serial interface. When the AD7280A acts as a slave in a daisy chain, this input should be connected to the CNVSThi output of the AD7280A immediately below it in potential in the daisy chain. |
| 25 | SDOlo | Serial Data Output in Daisy-Chain Mode. On the master AD7280A device, this output should be connected to $\mathrm{V}_{\text {ss }}$ either directly or through a pull-down, $1 \mathrm{k} \Omega$ resistor. When the AD7280A acts as a slave in a daisy chain, this output should be connected to the SDIhi input of the AD7280A immediately below it in potential in the daisy chain. |
| 26 | SDO | Serial Data Output. The conversion output data or the register output data is supplied to this pin as a serial data stream. The bits are clocked out on the rising edge of the SCLK input; 32 SCLKs are required to access the data. On the master AD7280A device, the SDO output should be connected to the DSP/microprocessor. The SDO outputs of the remaining AD7280As in the daisy chain should be connected to Vss either directly or through a pull-down, $1 \mathrm{k} \Omega$ resistor. |
| 27 | ALERT | Digital Output. This flag indicates cell or auxiliary ADC input overvoltage or undervoltage. The ALERT output of the master AD7280A should be connected to the DSP/microprocessor. The ALERT outputs of the remaining AD7280As in the daisy chain should be connected to $\mathrm{V}_{5 s}$ either directly or through a pull-down, $1 \mathrm{k} \Omega$ resistor. |
| 28 | ALERTIo | Alert Output in Daisy-Chain Mode. On the master AD7280A, this output should be connected to Vss either directly or through a pull-down, $1 \mathrm{k} \Omega$ resistor. When the AD7280A acts as a slave in a daisy chain, this output should be connected to the ALERThi input of the AD7280A immediately below it in potential in the daisy chain. |
| 29 | V drive | Logic Power Supply Input. The voltage supplied at this pin determines the voltage at which the SPI interface operates. This pin should be decoupled to DGND. On the master AD7280A device, the voltage range on this pin is 2.7 V to 5.5 V . The $\mathrm{V}_{\text {DRIVE }}$ voltage can be different from the voltage at $\mathrm{AV}_{c c}$ and $\mathrm{DV}_{c c}$, but it should never exceed either by more than 0.3 V . The $\mathrm{V}_{\text {DRIVE }}$ pin of the remaining AD7280As in the daisy chain should be connected to $\mathrm{V}_{\text {REG }}$. |
| 30 | $\mathrm{AV}_{\text {cc }}$ | Analog Supply Voltage for the ADC Core, 4.9 V to 5.5 V . The $\mathrm{AV} \mathrm{V}_{c c}$ and $\mathrm{DV} \mathrm{V}_{c c}$ voltages should ideally be at the same potential. For best performance, it is recommended that the $A V_{c c}$ and $D V_{c c}$ pins be shorted together to ensure that the voltage difference between them never exceeds 0.3 V , even on a transient basis. This supply should be decoupled to $A G N D$. Place 100 nF decoupling capacitors on the $A V_{c c}$ pin. The $A V_{c c}$ supply pin should be connected to the $\mathrm{V}_{\text {REG }}$ output. |
| 31 | AGND | Analog Ground. This pin is the ground reference point for all analog circuitry on the AD7280A. This input should be at the same potential as the base of the series-connected battery cells. The AGND and DGND voltages should ideally be at the same potential and must not be more than 0.3 V apart, even on a transient basis. |
| 32 | AUX ${ }_{\text {term }}$ | Thermistor Termination Resistor Input. If this function is not required in the application, it is recommended that this pin be connected to $\mathrm{V}_{\text {REG }}$ through a $10 \mathrm{k} \Omega$ resistor. |
| 33 to 38 | AUX6 to AUX1 | Auxiliary, Single-Ended 5 V ADC Inputs. If any of these inputs is not required in the application, it is recommended that the pin be connected to $\mathrm{V}_{\text {REG }}$ through a $10 \mathrm{k} \Omega$ resistor. |
| 39 | $C_{\text {REF }}$ | Reference Capacitor. A 100 nF decoupling capacitor to REFGND should be placed on this pin. |
| 40 | $\mathrm{V}_{\text {REF }}$ | Reference Output, 2.5 V . The on-chip reference is available on this pin for use external to the AD7280A. A $1 \mu \mathrm{~F}$ decoupling capacitor to REFGND is recommended on this pin. |
| 41 | REFGND | Reference Ground. This pin is the ground reference point for the internal band gap reference circuitry on the AD7280A. The REFGND voltage should be at the same potential as the AGND voltage. |
| 42 | ALERThi | Alert Input in Daisy-Chain Mode. The alert signal from each AD7280A in the daisy chain is passed through the ALERTlo output and the ALERThi input of each AD7280A in the chain and is supplied to the DSP/microprocessor through the ALERT output of the master AD7280A. This input should be connected to the ALERTlo output of the AD7280A immediately above it in potential in the daisy chain. The AD7280A at the highest potential in the stack does not require an alert input; in this case, the pin should be connected to $V_{D D}$ through a $1 \mathrm{k} \Omega$ resistor. |

## AD7280A

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 43 | SDIhi | Serial Data Input in Daisy-Chain Mode. The data from each AD7280A in the daisy chain is passed through the SDOlo output and the SDIhi input of each AD7280A in the chain and is supplied to the DSP/microprocessor through the SDO output of the master AD7280A. This input should be connected to the SDOlo output of the AD7280A immediately above it in potential in the daisy chain. The AD7280A at the highest potential in the stack does not require a serial data input in daisy-chain mode; in this case, the pin should be connected to $V_{D D}$ through a $1 \mathrm{k} \Omega$ resistor. |
| 44 | $\overline{\text { CNVSThi }}$ | Conversion Start Output in Daisy-Chain Mode. The convert start signal from the DSP/microprocessor supplied to the CNVST input of the master AD7280A is passed through each AD7280A by means of the CNVST input and the CNVSThi output. This output should be connected to the CNVST pin of the AD7280A immediately above it in potential in the daisy chain. The AD7280A at the highest potential in the stack does not require a daisy-chain conversion start output; in this case, the pin should be connected to $\mathrm{V}_{\mathrm{DD}}$. |
| 45 | SDOhi | Serial Data Output in Daisy-Chain Mode. The serial data input from the DSP/microprocessor supplied to the SDI input of the master AD7280A is passed through each AD7280A by means of the SDI input and the SDOhi output. This output should be connected to the SDI input of the AD7280A immediately above it in potential in the daisy chain. The AD7280A at the highest potential in the stack does not require a daisy-chain serial data output; in this case, the pin should be connected to $V_{D D}$. |
| 46 | SCLKhi | Serial Clock Output in Daisy-Chain Mode. The clock signal from the DSP/microprocessor supplied to the SCLK input of the master AD7280A is passed through each AD7280A by means of the SCLK input and the SCLKhi output. This output should be connected to the SCLK input of the AD7280A immediately above it in potential in the daisy chain. The AD7280A at the highest potential in the stack does not require a daisy-chain serial clock output; in this case, the pin should be connected to $V_{D D}$. |
| 47 | $\overline{\text { CShi }}$ | Chip Select Output in Daisy-Chain Mode. The chip select signal from the DSP/microprocessor supplied to the $\overline{\mathrm{CS}}$ input of the master AD7280A is passed through each AD7280A by means of the $\overline{\mathrm{CS}}$ input and the $\overline{\text { CShi }}$ output. This output should be connected to the $\overline{C S}$ input of the AD7280A immediately above it in potential in the daisy chain. The AD7280A at the highest potential in the stack does not require a daisy-chain chip select output; in this case, the pin should be connected to $V_{D D}$. |
| 48 | $\overline{\text { PDhi }}$ | Power-Down Output in Daisy-Chain Mode. The power-down signal from the DSP/microprocessor supplied to the $\overline{\text { PD }}$ input of the master AD7280A is passed through each AD7280A by means of the $\overline{\text { PD }}$ input and the $\overline{\text { PDhi }}$ output. This output should be connected to the $\overline{\text { PD }}$ input of the AD7280A immediately above it in potential in the daisy chain. The AD7280A at the highest potential in the stack does not require a daisy-chain power-down output; in this case, the pin should be connected to $V_{D D}$. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. VREG VS. Temperature for Different Supply Voltages, $V_{\text {REG }}$ Connected to $A V c c$ and DVcc


Figure 5. VREG Vs. Temperature for Different Supply Voltages, $V_{\text {REG }}$ Connected to $A V_{c C}$ and $D V_{C c}, 5 \mathrm{~mA}$ External Load


Figure 6. IDD During Conversion vs. Temperature for Different Supply Voltages


Figure 7. I IDD During Cell Balancing vs. Temperature for Different Supply Voltages


Figure 8. IDD During Software Power-Down vs. Temperature for Different Supply Voltages


Figure 9. Histogram of Codes for 10,000 Samples, Odd Cell Voltage Channels


Figure 10. Histogram of Codes for 10,000 Samples,
Even Cell Voltage Channels


Figure 11. Histogram of Codes for 10,000 Samples, Auxiliary Channels


Figure 12. $V_{\text {REF }}$ VS. Temperature for Different Supply Voltages


Figure 13. VREF Vs. Temperature for Different Parts


Figure 14. Total Unadjusted Error for Even Cell Voltage Channels (Absolute Value) vs. Temperature for Different Supply Voltages


Figure 15. Total Unadjusted Error for Odd Cell Voltage Channels (Absolute Value) vs. Temperature for Different Supply Voltages


Figure 16. Total Unadjusted Error for Auxiliary Channels (Absolute Value) vs. Temperature for Different Supply Voltages


Figure 17. Power-Up Time, $1 \mu \mathrm{~F}$ Capacitor on the $V_{\text {REF }}$ and $V_{\text {REG }}$ Pins


Figure 18. Power-Down Time, $1 \mu$ F Capacitor on the $V_{\text {REF }}$ and $V_{\text {REG }}$ Pins


Figure 19. Power-Up Time, $10 \mu$ F Capacitor on the $V_{\text {REF }}$ and $V_{\text {REG }}$ Pins


Figure 20. Power-Down Time, $10 \mu$ F Capacitor on the $V_{\text {REF }}$ and $V_{\text {REG }}$ Pins


Figure 21. CBx Output Voltage vs. Load Current

## AD7280A

## TERMINOLOGY

## Differential Nonlinearity (DNL)

DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Integral Nonlinearity (INL)

INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale (a point 1 LSB below the first code transition) and full scale (a point 1 LSB above the last code transition).

## Offset Error

Offset error applies to straight binary output coding. It is the deviation of the first code transition (000 ... 000) to (000 ... 001) from the ideal, that is, AGND + 1 LSB for AUX1 to AUX6 and $1 \mathrm{~V}+\mathrm{AGND}+1$ LSB for VIN0 to VIN6.

## Offset Error Match

Offset error match is the difference in zero code error across all six channels.

## Gain Error

Gain error applies to straight binary output coding. It is the deviation of the last code transition (111 ... 110) to (111 ... 111) from the ideal (that is, $2 \times \mathrm{V}_{\text {REF }}-1 \mathrm{LSB}$ ) after adjusting for the offset error.

## Gain Error Match

Gain error match is the difference in gain error across all six channels.

## ADC Unadjusted Error

ADC unadjusted error includes the INL error and the offset and gain errors of the ADC and measurement channel.

## Total Unadjusted Error (TUE)

TUE is the maximum deviation of the output code from the ideal. Total unadjusted error includes the INL error, the offset and gain errors, and the reference errors. Reference errors include the difference between the actual and ideal reference voltage (that is, 2.5 V ) and the reference voltage temperature coefficient.

## Reference Voltage Temperature Coefficient

The reference voltage temperature coefficient is derived from the maximum and minimum reference output voltage $\left(\mathrm{V}_{\text {REF }}\right)$ measured between $\mathrm{T}_{\text {MIN }}$ and $\mathrm{T}_{\text {MAX }}$. It is expressed in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ using the following equation:

$$
T C V_{R E F}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)=\left(\frac{V_{R E F}(\text { Max })-V_{R E F}(\text { Min })}{2.5 \mathrm{~V} \times\left(T_{M A X}-T_{M I N}\right)}\right) \times 10^{6}
$$

where:
$V_{\text {REF }}(\operatorname{Max})$ is the maximum $V_{\text {REF }}$ between $\mathrm{T}_{\text {MIN }}$ and $\mathrm{T}_{\text {MAX }}$.
$V_{\text {REF }}$ (Min) is the minimum $\mathrm{V}_{\text {REF }}$ between $\mathrm{T}_{\text {MIN }}$ and $\mathrm{T}_{\text {MAX }}$.
$T_{M A X}=+85^{\circ} \mathrm{C}$ or $+105^{\circ} \mathrm{C}$.
$T_{\text {MIN }}=-40^{\circ} \mathrm{C}$.

## Output Voltage Hysteresis

Output voltage hysteresis, or thermal hysteresis, is defined as the absolute maximum change of reference output voltage after the device is cycled through temperature from either T_HYS+ or T_HYS--, where:

$$
\begin{aligned}
& T_{-} H Y S+=+25^{\circ} \mathrm{C} \text { to } \mathrm{T}_{\mathrm{MAX}} \text { to }+25^{\circ} \mathrm{C} \\
& T_{-} H Y S-=+25^{\circ} \mathrm{C} \text { to } \mathrm{T}_{\mathrm{MIN}} \text { to }+25^{\circ} \mathrm{C}
\end{aligned}
$$

Output voltage hysteresis is expressed in ppm using the following equation:

$$
V_{H Y S}(\mathrm{ppm})=\left(\frac{V_{R E F}\left(25^{\circ} \mathrm{C}\right)-V_{R E F}\left(T_{-} H Y S\right)}{V_{R E F}\left(25^{\circ} \mathrm{C}\right)}\right) \times 10^{6}
$$

where:
$V_{\text {REF }}\left(25^{\circ} \mathrm{C}\right)=\mathrm{V}_{\text {REF }}$ at $25^{\circ} \mathrm{C}$.
$V_{\text {REF }}\left(T_{-} H Y S\right)$ is the maximum change of $V_{\text {REF }}$ at $T_{-}$HYS + or T_HYS-.

## Static Leakage Current

Static leakage current is the current measured on the cell voltage and/or the auxiliary ADC inputs when the device is static, that is, not converting.

## Dynamic Leakage Current

Dynamic leakage current is the current measured on the cell voltage and/or the auxiliary ADC inputs when the device is converting, with the static leakage current subtracted. Dynamic leakage current is specified with a convert start pulse frequency of 10 Hz , that is, every 100 ms . The dynamic leakage current for a different conversion rate can be calculated using the following equation:

$$
I_{D Y N(B)}=\left(\frac{I_{D Y N(A)} \times f_{C N V S T(B)}}{f_{C N V S T(A)}}\right)
$$

where:
$I_{D Y N(A)}$ is the dynamic leakage current at the convert start frequency, $f_{C N V S T(A)}($ see Table 1).
$I_{D Y N(B)}$ is the dynamic leakage current at the desired convert start frequency, $f_{C N V S T(B)}$.

## THEORY OF OPERATION

## CIRCUIT INFORMATION

The AD7280A is a lithium ion (Li-Ion) battery monitoring chip that can monitor the voltage and temperature of four, five, or six series-connected Li-Ion battery cells. The AD7280A also provides an interface that can be used to control external transistors for cell balancing.
The $V_{D D}$ and $V_{\text {ss }}$ supplies required by the AD7280A should be taken from battery cells being monitored by the part. An internal $V_{\text {REG }}$ rail is generated to provide power for the ADC and the internal interface circuitry. This $\mathrm{V}_{\text {reg }}$ voltage is available on an output pin for use external to the AD7280A.
The AD7280A consists of a high voltage input multiplexer, a low voltage input multiplexer, and a SAR ADC. The high voltage multiplexer allows four, five, or six series-connected Li-Ion battery cells to be measured. The low voltage multiplexer provides the user with six single-ended ADC inputs that can be used in combination with external thermistors to measure the temperature of each battery cell. The auxiliary ADC inputs can also be used for external diagnostics in the application. Initiating conversions on all 12 channels, that is, the six cell voltage channels and the six auxiliary ADC channels, requires only a single $\overline{\text { CNVST }}$ pulse. Alternatively, the conversion can be initiated through the rising edge of $\overline{C S}$. Each conversion result is stored in an individual result register (see Table 13).
Each individual cell voltage and auxiliary ADC measurement requires a minimum of $1 \mu$ s to acquire and complete a conversion. Depending on the external components connected to the analog inputs of the AD7280A, additional acquisition time may be required. A higher acquisition time can be selected through the control register. The AD7280A also provides a conversion averaging option that can be selected through the control register. This option allows the user to complete two, four, or eight averages on each cell voltage and auxiliary ADC measurement. The averaged conversion results are stored in the result registers. On power-up, the default combined acquisition and conversion time is $1 \mu \mathrm{~s}$, with the averaging register set to 0 , that is, a single conversion per channel.
The results of the cell voltage and auxiliary ADC conversions are read back via the 4 -wire serial peripheral interface (SPI). The SPI is also used to write to and read from the internal registers.

The AD7280A features an alert function that can be triggered if the voltage conversion results or the auxiliary ADC conversion results exceed the maximum and minimum voltage thresholds selected by the user. The alert modes and threshold levels are selected by writing to internal registers.

The AD7280A provides six analog output voltages that can be used to control external transistors as part of a cell balancing circuit. Each cell balance output provides a 0 V or 5 V voltage, with respect to the potential on the base of each individual cell, that can be applied to the gate of the external cell balancing transistors.

The AD7280A features a daisy-chain interface. Individual AD7280A devices can monitor the cell voltages and temperatures of six cells. A chain of AD7280As can be used to monitor the cell voltages and temperatures of a larger number of cells. The conversion data from each AD7280A in the chain passes to the system controller via a single SPI interface. Control data can similarly be passed via the SPI up the chain to each individual AD7280A.
The AD7280A includes an on-chip 2.5 V reference. The reference voltage is available for use external to the AD7280A.

The AD7280A also has a $V_{\text {DRIve }}$ feature to control the voltage at which the serial interface operates. VDRIve allows the ADC to easily interface to both 3 V and 5 V processors. For example, in the recommended configuration, the AD7280A is operated with a supply of 5 V ; however, the V ${ }_{\text {drive }}$ pin can be powered from a 3 V supply, allowing a large dynamic range with low voltage digital processors.

## CONVERTER OPERATION

The conversion paths of the AD7280A consist of a high voltage input multiplexer or a low voltage input multiplexer and a SAR ADC. The high voltage multiplexer selects the pair of analog inputs, VIN0 to VIN6, that is to be converted. The voltage of each individual cell is measured by converting the difference between adjacent analog inputs, that is, VIN1 - VIN0, VIN2 VIN1, and so on (see Figure 22 and Figure 23). The low voltage multiplexer selects the auxiliary ADC input, AUX1 to AUX6, that is to be converted. The conversion results for each cell voltage and auxiliary ADC input can be accessed twart after the programmed conversion sequence is completed.


Figure 22. Mux Configuration During VIN1 to VINO Sampling


Figure 23. Mux Configuration During VIN2 to VIN1 Sampling
The ADC is a successive approximation register analog-todigital converter (SAR ADC). The converter is composed of a comparator, a SAR, control logic, and two capacitive DACs. Figure 24 shows a simplified schematic of the converter. During the acquisition phase, the SW1, SW2, and SW3 switches are closed. The sampling capacitor array acquires the signal on the input during this phase.


Figure 24. ADC Configuration During Acquisition Phase
When the ADC starts a conversion, SW3 opens, and SW1 and SW2 move to Position B, causing the comparator to become unbalanced (see Figure 25). The control logic and capacitive DACs are used to add and subtract fixed amounts of charge to return the comparator to a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. This output code is then stored in the appropriate register for the input that has been converted.


Figure 25. ADC Configuration During Conversion Phase

## ANALOG INPUT STRUCTURE

Figure 26 shows the equivalent circuit of the analog input structure of the AD7280A. The diodes provide ESD protection. The resistors are lumped components made up of the on resistance of the input multiplexer, internal track resistance, and other internal switches. The value of these resistors is approximately $300 \Omega$ typical. Capacitor C 1 is also a lumped component made up of pin capacitance, ESD diodes, and switch capacitance, whereas Capacitor C 2 is the sampling capacitor of the ADC. The total lumped capacitance of C 1 and C 2 is approximately 15 pF .


Figure 26. Equivalent Analog Input Circuit

## TRANSFER FUNCTION

The output coding of the AD7280A is straight binary. The designed code transitions occur at successive integer LSB values (that is, 1 LSB, 2 LSBs, and so on). The LSB size is dependent on whether the cell voltage or the auxiliary ADC inputs are being measured. The analog input range of the voltage inputs is 1 V to 5 V , and the analog input range of the auxiliary ADC inputs is 0 V to 5 V . The ideal transfer characteristic is shown in Figure 27.

Table 7. LSB Sizes for Each Analog Input Range


Figure 27. Ideal Transfer Characteristic

## TYPICAL CONNECTION DIAGRAMS



Figure 28. AD7280A Configuration Diagram for Six Battery Cells

The AD7280A can be used to monitor four, five, or six battery cells connected in series. A typical configuration for a six-cell battery monitoring application is shown in Figure 28. However, lithium ion battery applications require a significant number of individual cells to provide the required output voltage. Figure 29 shows the recommended configuration of a chain of AD7280As monitoring a larger battery stack. The daisy-chain interface of the AD7280A allows each individual AD7280A to communicate with the AD7280A immediately above and below it. The daisy-chain interface allows the AD7280As to be electrically connected to the battery management chip without the need for individual isolation devices between each AD7280A.

As shown in Figure 29, it is recommended that a Zener diode be placed across the supplies of each AD7280A. This prevents an overvoltage across the supplies of each AD7280A during the initial connection of the daisy chain of AD7280As to the battery stack. A voltage rating of 30 V is suggested for this Zener diode, but lower values can also be used to suit the application.

The $10 \mathrm{k} \Omega$ resistor in series with the inputs combined with a 100 nF capacitor across the adjacent differential inputs acts as a low-pass filter. The $10 \mathrm{k} \Omega$ resistors provide protection for the analog inputs in the event of an overvoltage or undervoltage on those inputs, for example, if any of the cell voltage inputs is incorrectly shorted to $V_{D D}$ or $V_{\text {Sss }}$. The resistors also provide protection during the initial connection of the daisy chain of AD7280As to the battery stack. For more information about the daisy-chain interface, see the Daisy-Chain Interface section.

In an application that includes a safety mechanism designed to open circuit the battery stack, additional isolation is required between the AD7280A above the break point and the battery management chip.
A suggested configuration for the external cell balancing circuit is shown in Figure 28. This configuration also includes $10 \mathrm{k} \Omega$ resistors in series with the cell balance outputs. These resistors provide protection for the cell balance outputs in the event of an overvoltage or undervoltage on those inputs. See the Cell Balancing Outputs section for more information.


Figure 29. AD7280A Daisy-Chain Configuration

## REFERENCE

The internal reference is temperature compensated to 2.5 V . The reference is trimmed to provide a typical drift of $\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. As shown in Figure 30, the internal reference circuitry consists of a 1.2 V band gap reference and a reference buffer. The 2.5 V reference is available at the $V_{\text {ref }}$ pin. The $V_{\text {ref }}$ pin should be decoupled to REFGND using a $1 \mu \mathrm{~F}$ or greater ceramic capacitor. The $\mathrm{C}_{\text {REF }}$ pin should be decoupled to REFGND using a $0.1 \mu \mathrm{~F}$ or greater ceramic capacitor. The 2.5 V reference is capable of driving an external load of up to $10 \mathrm{k} \Omega$.


Figure 30. AD7280A Internal Reference

## CONVERTING CELL VOLTAGES AND AUXILIARY ADC INPUTS

A conversion can be initiated on the AD7280A using either the $\overline{\mathrm{CNVST}}$ input or the serial interface (see the Conversion Start Format section). A single conversion command initiates conversions on all selected channels of the AD7280A. As described in the Converter Operation section, the voltage of each individual battery cell is measured by converting the difference between adjacent analog inputs. The first cell to be converted following a convert start command is Cell 6, which is the difference between VIN6 and VIN5. At the end of the first conversion, the AD7280A generates an internal end-of-conversion (EOC) signal. This internal EOC selects the next cell voltage inputs for measurement through the multiplexer, that is, the difference between VIN5 and VIN4. The new input is acquired, and a second internal convert start signal is generated, which initiates the conversion. This process is repeated until all the selected voltage and auxiliary ADC inputs have been converted.

The conversion sequence-that is, the order in which the cell voltages and auxiliary ADC inputs are converted-is shown in Figure 31 and Figure 32. The cell voltage inputs are converted in reverse order, that is, Cell 6 is followed by Cell 5, and so on. However, the auxiliary ADC inputs are converted in increasing numerical order, that is, AUX1 is followed by AUX2, and so on. For example, when all 12 inputs are selected for conversion, the conversion of Cell 1, that is, VIN1 to VIN0, is followed by the conversion of the AUX1 input.

When all selected conversions are completed, the VIN6 and VIN5 voltage inputs are again selected through the multiplexer, and the voltage across Cell 6 is acquired in preparation for the next conversion request. This is the default state for the multiplexer.
Bits[D15:D14] of the control register select the cell voltage and auxiliary ADC inputs to be converted. There are four options available (see Table 8).

Table 8. Cell Voltage and Auxiliary ADC Input Selection

| Bits[D15:D14] | Voltage Inputs | Auxiliary ADC Inputs |
| :--- | :--- | :--- |
| 00 | 6 to 1 | 1 to 6 |
| 01 | 6 to 1 | 1,3 , and 5 |
| 10 | 6 to 1 | None |
| 11 | ADC self-test | None |

Each voltage and auxiliary ADC input conversion requires a minimum of $1 \mu \mathrm{~s}$ to acquire and convert the cell voltage or auxiliary ADC input voltage. For example, when Bits[D15:D14] are set to 00 , the falling edge of $\overline{\mathrm{CNVST}}$ triggers a series of 12 conversions. This requires a minimum of $12 \mu \mathrm{~s}$ to convert all selected measurements on a single AD7280A. If no auxiliary ADC input conversions are required, Bits[D15:D14] are set to 10. In this case, the conversion request triggers a series of six conversions, requiring a minimum of $6 \mu \mathrm{~s}$.


Figure 32. ADC Conversions and Readback on the AD7280A

## AD7280A

Note that $90 \mu \mathrm{~s}$ should be allowed before initiating any conversions following any change to Bits[D15:D14]. This time should be allowed between writing to the control register to change the selected conversions and initiating the first conversion. Conversions that are initiated by the rising edge of the $\overline{\mathrm{CS}}$ pin require two separate write commands to the control register. The first command configures the AD7280A for the required acquisition time; the second command, following a delay of $90 \mu \mathrm{~s}$, initiates the conversion on the rising edge of $\overline{\mathrm{CS}}$.
After the completion of all requested conversions, the results can be read back from either a single device or from all devices in a daisy chain by using the SPI and daisy-chain interfaces. For more information, see the Serial Interface section and the Daisy-Chain Interface section.
As shown in Figure 32, a wait time, $\mathrm{t}_{\text {wart }}$, is required between the completion of conversions and the start of readback. This time is required to synchronize the high speed conversion clock and the lower speed clock used for all other AD7280A operations. The minimum value of twart is $5 \mu \mathrm{~s}$.

## Acquisition Time

The time required to acquire an input signal depends on how quickly the sampling capacitor is charged. This, in turn, depends on the input impedance and any external components placed on the analog inputs. The default acquisition time of the AD7280A on initial power-up is 400 ns . This time can be increased in steps of 400 ns up to $1.6 \mu \mathrm{~s}$ to provide flexibility in selecting external components on the analog inputs. The acquisition time is selected by writing to Bits[D6:D5] in the control register (see Table 9).

Table 9. Analog Input Acquisition Time

| Bits[D6:D5] | Acquisition Time |
| :--- | :--- |
| 00 | 400 ns |
| 01 | 800 ns |
| 10 | $1.2 \mathrm{\mu s}$ |
| 11 | $1.6 \mathrm{\mu s}$ |

The acquisition time required is calculated using the following formula:

$$
t_{A C Q}=10 \times\left(\left(R_{\text {SOURCE }}+R\right) \times C\right)
$$

where:
$R_{\text {SOURCE }}$ should include any extra source impedance on the analog input between the external capacitors ( 100 nF ) and the input pins. It does not include any extra source impedance, for example, the $10 \mathrm{k} \Omega$ series resistors, which are between the battery cells and the external capacitors.
$R$ is the resistance seen by the track-and-hold amplifier looking at the input, $300 \Omega$.
$C$ is the sampling capacitance, that is, the value of the sampling capacitor, 15 pF .

## Conversion Averaging

The AD7280A includes an option where the acquisition and conversion of each cell input can be repeated with an averaged conversion result being stored in the individual register. The averaged conversion result can then be read back through the SPI interface in the same manner as a standard conversion result. The AD7280A can be programmed, through Bits[D10:D9] of the control register, to complete one, two, four, or eight conversions. The default on power-up is a single conversion per channel, that is, no averaging.
Selection of the two, four, or eight average options through the control register causes the control sequence of both the high voltage and low voltage input multiplexers to be reconfigured to allow the additional acquisitions and conversions to be completed. In each case, the requested number of conversions is completed on each channel before beginning the acquisition and conversion of the next channel in sequence. For example, if an average of two conversions is requested, the new sequence is Voltage Channel 6, Voltage Channel 6, Voltage Channel 5, Voltage Channel 5, Voltage Channel 4, and so on.
It should also be noted that when the high voltage multiplexer is reconfigured, $90 \mu \mathrm{~s}$ should be allowed before initiating any conversions. This time should be allowed between writing to the control register to select averaging and initiating the first conversion. Conversions that are being initiated by the rising edge of the $\overline{\mathrm{CS}}$ pin require two separate write commands to the control register. The first command configures the AD7280A for the required averaging, and the second command, after a delay of $90 \mu \mathrm{~s}$, initiates the conversion on the rising edge of $\overline{\mathrm{CS}}$.

## Suggested External Component Configuration on Analog Inputs

As described in the Acquisition Time section, the acquisition time of the AD7280A is selected by the status of Bits[D6:D5] in the control register. This provides flexibility in selecting external components on the analog inputs. A suggested configuration for placing external components on the analog inputs to the AD7280A is shown in Figure 33.


Figure 33. External Series Resistance and Shunt Capacitance

The $10 \mathrm{k} \Omega$ resistors in series with the inputs provide protection for the analog inputs in the event of an overvoltage or undervoltage on those inputs. The 100 nF capacitor across the differential inputs acts as a low-pass filter in conjunction with the $10 \mathrm{k} \Omega$ resistor. The cutoff frequency of the low-pass filter is 80 Hz . Using these external components, the default acquisition time of 400 ns can be used, which allows a combined acquisition and conversion time of $1 \mu \mathrm{~s}$.

## CONVERTING CELL VOLTAGES AND AUXILIARY ADC INPUTS IN A CHAIN OF AD7280As

The AD7280A provides a daisy-chain interface that allows up to eight parts to be stacked without the need for individual isolation. One feature of the daisy-chain interface is the ability to initiate conversions on all parts in the daisy-chain stack with a single convert start command. The convert start command is transferred up the daisy chain, from the master device to each AD7280A in turn. The delay time between each AD7280A is $t_{\text {Delay }}$ as shown in Figure 34. The maximum delay between the start of conversions on the master AD7280A and the last AD7280A
device in the chain can be determined by multiplying toelay by the number of slave AD7280As in the daisy chain. The total conversion time for all cell voltage and auxiliary ADC input conversions can be calculated using the following equation:

> Total Conversion Time $=\left(\left(t_{A C Q}+t_{\text {CONV }}\right) \times(\right.$ Number of Conversions per Part $))-t_{A C Q}+\left((N-1) \times t_{\text {DELAY }}\right)$
where:
$t_{A C Q}$ is the analog input acquisition time of the AD7280A (see Table 9).
$t_{\text {CONV }}$ is the conversion time of the AD7280A, as specified in Table 3. Number of Conversions per Part is the number of inputs selected for conversion ( 6,9 , or 12 , as listed in Table 8), multiplied by the number of averages selected for each input ( $1,2,4$, or 8 ). $N$ is the number of AD7280As in the daisy chain.
$t_{\text {DELAY }}$ is the delay time when transferring the convert start command between adjacent AD7280A devices, as specified in Table 3.

The total conversion times calculated for three possible configurations of the AD7280A are included in Table 10.


Figure 34. ADC Conversions and Readback on a Chain of Three AD7280As

Table 10. Calculated Conversion Times for Three Example AD7280A Configurations, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Bits <br> [D15:D14] | Bits <br> [D10:D9] | Bits [D6:D5] | Configuration | Conversion Time per Part | Total Conversion Time per 48 Channel Stack |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 00 | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | $\begin{aligned} & 12 \text { channels; } \mathrm{tconv}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACO}}=465 \mathrm{~ns} ; \text { average }=0 \\ & 12 \text { channels; } \mathrm{tconv}^{2}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACO}}=1.01 \mu \mathrm{~s} ; \text { average }=0 \\ & 12 \text { channels; } \mathrm{t}_{\mathrm{CONV}}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACO}}=1.46 \mu \mathrm{~s} ; \text { average }=0 \\ & 12 \text { channels; } \mathrm{tconv}^{2}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{tCO}}=1.89 \mu \mathrm{~s} ; \text { average }=0 \end{aligned}$ | $\begin{aligned} & 13.46 \mu \mathrm{~s} \\ & 19.45 \mu \mathrm{~s} \\ & 24.4 \mu \mathrm{~s} \\ & 29.13 \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & 15.2 \mu \mathrm{~s} \\ & 21.2 \mu \mathrm{~s} \\ & 26.15 \mu \mathrm{~s} \\ & 30.9 \mu \mathrm{~s} \end{aligned}$ |
| 10 | 00 | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | $\begin{aligned} & 6 \text { channels; } t_{\text {conv }}=695 \mathrm{~ns} ; t_{\text {ACQ }}=465 \mathrm{~ns} ; \text { average }=0 \\ & 6 \text { channels; } \mathrm{tconv}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACQ}}=1.01 \mu \mathrm{~s} ; \text { average }=0 \\ & 6 \text { channels; } \mathrm{tconv}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACQ}}=1.46 \mu \mathrm{~s} ; \text { average }=0 \\ & 6 \text { channels; } \mathrm{tconv}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACQ}}=1.89 \mu \mathrm{~s} ; \text { average }=0 \end{aligned}$ | $\begin{aligned} & 6.5 \mu \mathrm{~s} \\ & 9.22 \mu \mathrm{~s} \\ & 11.47 \mu \mathrm{~s} \\ & 13.62 \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & 8.23 \mu \mathrm{~s} \\ & 10.97 \mu \mathrm{~s} \\ & 13.22 \mu \mathrm{~s} \\ & 15.37 \mu \mathrm{~s} \end{aligned}$ |
| 00 | 11 | $\begin{aligned} & 00 \\ & 01 \\ & 10 \\ & 11 \end{aligned}$ | $\begin{aligned} & 12 \text { channels; } \mathrm{tconv}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACQ}}=465 \mathrm{~ns} ; \text { average }=8 \\ & 12 \text { channels; } \mathrm{tconv}^{2}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACQ}}=1.01 \mu \mathrm{~s} ; \text { average }=8 \\ & 12 \text { channels; } \mathrm{t}_{\mathrm{coNV}}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACQ}}=1.46 \mu \mathrm{~s} ; \text { average }=8 \\ & 12 \text { channels; } \mathrm{tconv}^{2}=695 \mathrm{~ns} ; \mathrm{t}_{\mathrm{ACQ}}=1.89 \mu \mathrm{~s} ; \text { average }=8 \end{aligned}$ | $\begin{aligned} & 110.9 \mu \mathrm{~s} \\ & 162.67 \mu \mathrm{~s} \\ & 205.42 \mu \mathrm{~s} \\ & 246.27 \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & 112.65 \mu \mathrm{~s} \\ & 164.42 \mu \mathrm{~s} \\ & 207.17 \mu \mathrm{~s} \\ & 248.02 \mu \mathrm{~s} \end{aligned}$ |

## AD7280A

## CONVERSION WINDOW

As described in the Converting Cell Voltages and Auxiliary ADC Inputs section, the AD7280A converts the selected cell voltage and auxiliary ADC inputs in a defined sequence (see Figure 31). As described in the Circuit Information section, the AD7280A consists primarily of a high voltage input multiplexer, a low voltage input multiplexer, and a SAR ADC. The six cell voltage channels are presented to the ADC in turn by the high voltage multiplexer. Control is then handed to the low voltage multiplexer that allows the six auxiliary ADC channels to be converted. Following completion of all selected conversions, control is handed back to the high voltage multiplexer, and the AD7280A is ready to receive the next valid convert start command.
The conversion window of the AD7280A includes the actual conversion time for the selected channels (see Table 10), as well as the additional time required to return control to the high voltage multiplexer and configure it to start acquiring the cell voltage between VIN6 and VIN5. The conversion window defines the minimum time that should be allowed between successive convert start commands.
The conversion window for the AD7280A can be calculated using the following equation:

Conversion Window $=$ Total Conversion Time $+80 \mu \mathrm{~s}$
where Total Conversion Time can be calculated for either a single device or for a chain of devices, as described in the Converting Cell Voltages and Auxiliary ADC Inputs section.

## SELF-TEST CONVERSION

A self-test conversion can be initiated on the AD7280A, which allows the operation of the ADC and reference buffer to be verified. The self-test conversion is completed on the internal 1.2 V band gap reference voltage, and the voltage range for the conversion is 0 V to 5 V . The self-test conversion can be initiated on either a single AD7280A or on all AD7280As in the daisy chain simultaneously.
The conversion results can be read back though the read protocols defined in the Serial Interface section. The self-test conversion result typically varies between Code 970 and Code 990.
The self-test conversion can also be used to verify the operation of the alert outputs, as described in the Alert Output section.

## CONNECTION OF FEWER THAN SIX VOLTAGE CELLS

The AD7280A provides six input channels for battery cell voltage measurement. The AD7280A can also be used in applications that require fewer than six voltage measurements. In these applications, care should be taken to ensure that the sum of the individual cell voltages still exceeds the minimum $V_{D D}$ supply voltage. For this reason, the recommended minimum number of battery cells connected to each AD7280A is 4. Care should also be taken to ensure that the voltage on the VIN6 input is always greater than or equal to the voltage on the $V_{D D}$ supply pin. For example, in an application with five battery cells connected to the AD7280A, the cell voltage on Cell 5 should be applied across VIN6 and VIN5, and the VIN4 and VIN5 inputs should be shorted together. Figure 35 shows an example of the battery connections to the AD7280A in a four-cell battery monitoring application.


Figure 35. Typical Connections for a Four-Cell Application
Regardless of how many cell voltage measurements are required in the user application, the AD7280A acquires and converts the voltages on all six cell voltage input channels. The conversion data on all six voltage channels is supplied to the DSP/microprocessor using the SPI/daisy-chain interfaces. Users should ignore the conversion data that is not required in their application.
It is also possible to read back a single cell voltage conversion result from each device in the daisy chain. This can be done by programming the read register on each device to read back the required conversion result (see Example 4 in the Examples of Interfacing with the AD7280A section). However, as previously described, all six cell voltage channels are converted. When using the device in this mode, the overall conversion sample rate should be limited by the conversion window required for the number of channels selected by Bits[D15:D14] of the control register.
When using the alert function, the user should program the alert register to ensure that the shorted channels do not incorrectly trigger an alert output (see the Alert Output section).

## AUXILIARY ADC INPUTS

The AD7280A provides six single-ended analog inputs to the ADC-AUX1 to AUX6 - which can be used to convert the voltage output of a thermistor temperature measurement circuit. In the event that no temperature measurements are required or that individual cell temperature measurements are not required, the auxiliary ADC inputs can be used to convert any other 0 V to 5 V input signal.
The AD7280A can be programmed to complete conversions on all six auxiliary ADC channels, on three auxiliary ADC channels (AUX1, AUX3, and AUX5), or on none of the auxiliary ADC input channels. The number of conversions is programmed through Bits[D15:D14] of the control register. The number of conversion results supplied by the AD7280A for readback by the DSP/microprocessor is programmed through Bits[D13:D12] of the control register. It is also possible to read back a single auxiliary ADC conversion result from each device in the daisy chain. This can be done by programming the read register on each device to read back the required conversion result (see Example 4 in the Examples of Interfacing with the AD7280A section). If the device is used in this mode, the overall conversion sample rate should be limited by the conversion window required for the number of channels selected by Bits[D15:D14] of the control register.
In an application where the alert function is used but only one or two auxiliary ADC inputs are required, the AD7280A should first be programmed to complete and read back only three auxiliary ADC conversions by setting Bits[D15:D12] of the control register to 0101. Channel AUX5 and Channel AUX3 can be removed from the alert detection by writing to Bits[D1:D0] of the alert register (see Table 12 in the Alert Output section).

## Thermistor Termination Input

If thermistor circuits are used to measure each individual cell temperature, the thermistor termination pin, AUX TERM, can be used to terminate the thermistor inputs for each auxiliary ADC input measurement. This reduces the termination resistor requirement from six resistors to one. Bit D3 in the control register should be set to 1 when using the AUX тегм input.
Note that, due to settling time requirements, the thermistor termination resistor option should only be used when the acquisition time of the AD7280A is set to its highest value ( $1.6 \mu \mathrm{~s}$ ). The acquisition time is configured by setting Bits[D6:D5] of the control register (see Table 9).

In Figure 36, the termination resistor is placed between $V_{s s}$ and $A U X_{\text {term. }}$. The $A U X_{\text {term }}$ input can be used to terminate the thermistor inputs to the high or low voltage of the thermistor circuit.


Figure 36. Typical Circuit Using the Thermistor Termination Resistor

## POWER REQUIREMENTS

The current consumed by the AD7280A in normal operation, that is, when not in power-down mode, is dependent on the mode in which the part is being operated. The three distinct modes of operation can be described as follows:

- Voltage and auxiliary ADC input conversion
- AD7280A configuration and data readback
- Cell balancing

The AD7280A consumes its highest level of current while converting voltage and/or auxiliary ADC inputs to digital outputs. Depending on the configuration of the AD7280A, the conversion time can be as little as $6 \mu \mathrm{~s}$. The typical current required by the AD7280A during conversion is 6.9 mA (see Table 2).
When configuring a chain of AD7280As or when reading back the voltage and/or auxiliary ADC conversion results from a chain of AD7280As, the current required for each AD7280A is typically 6.5 mA (see Table 2). The time required to read back the voltage conversions results from 48 lithium ion cells depends on the speed of the interface clock used, that is, SCLK, but it can be as low as 1.54 ms .
The typical current consumed by the AD7280A when the cell balance outputs are switched on is 6.4 mA (see Table 2). The length of time for which the cell balance outputs are switched on is defined by the user.
When the AD7280A is not being used in any of the aforementioned modes of operation, it is recommended that the device be powered down, as described in the Power-Down section. This significantly reduces the current drawn by each AD7280A in the chain, which avoids unnecessary draining of the lithium ion cells and aids in current matching between devices across the full battery stack.

## AD7280A

## POWER-DOWN

The AD7280A provides two power-down options.

- Full power-down (hardware)
- Software power-down


## Full Power-Down (Hardware)

The AD7280A can be placed into full power-down mode, which requires only $5 \mu \mathrm{~A}$ maximum current, by taking the $\overline{\mathrm{PD}}$ pin low. The falling edge of the $\overline{\mathrm{PD}}$ pin powers down all analog and digital circuitry.
The AD7280A includes a digital delay filter on the $\overline{\mathrm{PD}}$ pin, which protects against a power-down being initiated by noise or glitches on the hardware $\overline{\mathrm{PD}}$ pin. A hardware power-down is not initiated until the $\overline{\mathrm{PD}}$ pin is held low for approximately $130 \mu \mathrm{~s}$. Similarly, the AD7280A is not taken out of power-down mode until the $\overline{\mathrm{PD}}$ pin is held high for approximately $130 \mu \mathrm{~s}$. The digital delay filter does not apply on initial power-up. The power-on request is accepted by the AD7280A approximately $5 \mu \mathrm{~s}$ after the rising edge of $\overline{\mathrm{PD}}$.
When placing the AD7280A into full power-down mode, AVCC and $\mathrm{DV}_{\mathrm{cc}}$ must fall to 0 V and must not be held high by any external means. $\mathrm{AV}_{\mathrm{CC}}$ and $\mathrm{DV}_{\mathrm{CC}}$ can be held high unintentionally if the auxiliary ADC inputs are greater than the forward bias on the internal ESD protection diodes. For this reason, it is recommended that the auxiliary ADC inputs return to 0 V when the part is placed in full power-down mode.
In addition, all digital inputs on the AD7280A master device must return to 0 V when the part is placed in full power-down mode (see Figure 37). However, if an external Vdrive supply is used-that is, V drive is not connected to $\mathrm{V}_{\text {reg }}$-then only the $\overline{\text { CNVST }}$ line must return low (see Figure 38).

When the AD7280A is placed into full power-down mode, the device must be left in full power-down for a minimum of 2 ms when the $V_{\text {reg }}$ and $V_{\text {ref }}$ pins are decoupled with $1 \mu \mathrm{~F}$ capacitors. This ensures that the charge on the $V_{\text {reg }}$ and $V_{\text {ref }}$ decoupling capacitors dissipates sufficiently to allow the internal power-on reset circuit to activate when powering the AD7280A back up.
This time is measured from the falling edge of the $\overline{\mathrm{PD}}$ pin.
Figure 18 shows a plot of the voltage on the $V_{\text {reg }}$ and $V_{\text {ref }}$ pins as the AD7280A is powering down with $1 \mu \mathrm{~F}$ decoupling capacitors on the pins. Figure 20 shows a similar plot but with $10 \mu \mathrm{~F}$ decoupling capacitors on the $\mathrm{V}_{\text {Reg }}$ and $\mathrm{V}_{\text {Ref }}$ pins.


Figure 37. $V_{\text {DRIVE }}$ Powered from $V_{\text {REG }}$


Figure 38. V DRIVE Powered from DSP/Microprocessor


[^0]:    ${ }^{1}$ Patents pending.

[^1]:    ${ }^{1}$ Sample tested during initial release to ensure compliance. All input signals are specified with $t_{R}=t_{F}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\text {DRVE }}\right)$ and timed from a voltage level of 1.6 V . All timing specifications given are with a 25 pF load capacitance.
    ${ }^{2}$ Maximum allowed CNVST low pulse time to ensure that a software power-down state is not entered when the CNVST pin is not gated.
    ${ }^{3}$ Time required for the output to cross 0.4 V or 2.4 V .
    ${ }^{4} \mathrm{t}_{10}$ applies when using a continuous SCLK. Guaranteed by design.

[^2]:    ${ }^{1} \mathrm{x}=2$ to 6 .
    ${ }^{2}$ Transient currents of up to 100 mA do not cause SCR latch-up.

