imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





12-Bit Monitor and Control System with Multichannel ADC, DACs, Temperature Sensor, and Current Sense

Data Sheet

AD7294-2

FEATURES

12-bit SAR ADC with 3 µs conversion time 4 uncommitted analog inputs Differential/single-ended V_{REF} , 2 × V_{REF} input ranges 2 high-side current sense inputs 5 V to 59.4 V operating range 0.75% maximum gain error ±200 mV input range 2 external diode temperature sensor inputs -55°C to +150°C measurement range ±2°C accuracy Series resistance cancellation 1 internal temperature sensor: ±2°C accuracy **Built-in monitoring features** Minimum/maximum recorder for each channel **Programmable alert thresholds** Programmable hysteresis Four 12-bit, monotonic, 15 V DACs 5 V span, 0 V to 10 V offset 8 µs settling time 10 mA sink and source capability Power-on reset (POR) to 0 V Internal 2.5 V reference 2-wire, fast mode I²C interface Temperature range: -40°C to +105°C Package type: 64-lead TQFP Pin compatible with the AD7294

APPLICATIONS

Cellular base stations

GSM, EDGE, UMTS, CDMA, TD-SCDMA, W-CDMA, WiMAX Point-to-multipoint and other RF transmission systems 12 V, 24 V, 48 V automotive applications Industrial controls

GENERAL DESCRIPTION

The AD7294-2 contains all the functions that are required for general-purpose monitoring and control of current, voltage, and temperature, integrated into a single-chip solution. The part includes low voltage ($\pm 200 \text{ mV}$) analog input sense amplifiers for current monitoring across shunt resistors, temperature sense inputs, and four uncommitted analog input channels multiplexed into a SAR analog-to-digital converter (ADC) with a 3 µs conversion time. A high accuracy internal reference is provided to drive both the digital-to-analog converters (DACs) and the ADC. Four 12-bit DACs provide the outputs for voltage control. The AD7294-2 also includes limit registers for alarm functions. The part is designed for high voltage compliance: 59.4 V on the current sense inputs and up to a 15 V DAC output voltage.

The AD7294-2 is a highly integrated solution that offers all the functionality necessary for precise control of the power amplifier in cellular base station applications. In these types of applications, the DACs provide 12-bit resolution to control the bias currents of the power transistors. Thermal diode-based temperature sensors are incorporated to compensate for temperature effects. The ADC monitors the high-side current and temperature. This functionality is provided in a 64-lead TQFP, which operates over a temperature range of -40° C to $+105^{\circ}$ C.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2013 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

AD7294-2* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

AD7294-2 Evaluation Board

DOCUMENTATION

Data Sheet

 AD7294-2: 12-Bit Monitor and Control System with Multichannel ADC, DACs, Temperature Sensor, and Current Sense Data Sheet

User Guides

• UG-605: Evaluating the AD7294-2 12-Bit Monitor and Control System

DESIGN RESOURCES

- AD7294-2 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD7294-2 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features
Applications
General Description
Revision History 2
Functional Block Diagram
Specifications
DAC Specifications
ADC Specifications
General Specifications7
Timing Characteristics
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions10
Traical Deuforman as Characteristics
Typical Performance Characteristics 12
Terminology
Terminology
Typical Performance Characteristics 12 Terminology 17 DAC Terminology 17 ADC Terminology 17
Typical Performance Characteristics 12 Terminology 17 DAC Terminology 17 ADC Terminology 17 Theory of Operation 18
Typical Performance Characteristics 12 Terminology 17 DAC Terminology 17 ADC Terminology 17 Theory of Operation 18 ADC Overview 18
Typical Performance Characteristics 12 Terminology 17 DAC Terminology 17 ADC Terminology 17 Theory of Operation 18 ADC Overview 18 ADC Transfer Functions 18
Typical Performance Characteristics 12 Terminology 17 DAC Terminology 17 ADC Terminology 17 Theory of Operation 18 ADC Overview 18 ADC Transfer Functions 18 Analog Inputs 19
Typical Performance Characteristics12Terminology17DAC Terminology17ADC Terminology17Theory of Operation18ADC Overview18ADC Transfer Functions18Analog Inputs19Current Sensor20
Typical Performance Characteristics12Terminology17DAC Terminology17ADC Terminology17Theory of Operation18ADC Overview18ADC Transfer Functions18Analog Inputs19Current Sensor20Analog Comparator Loop22
Typical Performance Characteristics12Terminology17DAC Terminology17ADC Terminology17Theory of Operation18ADC Overview18ADC Transfer Functions18Analog Inputs19Current Sensor20Analog Comparator Loop22Temperature Sensor22
Typical Performance Characteristics12Terminology17DAC Terminology17ADC Terminology17Theory of Operation18ADC Overview18ADC Transfer Functions18Analog Inputs19Current Sensor20Analog Comparator Loop22Temperature Sensor22DAC Operation23
Typical Performance Characteristics12Terminology17DAC Terminology17ADC Terminology17Theory of Operation18ADC Overview18ADC Transfer Functions18Analog Inputs19Current Sensor20Analog Comparator Loop22Temperature Sensor22DAC Operation23ADC and DAC Reference24
Typical Performance Characteristics12Terminology17DAC Terminology17ADC Terminology17Theory of Operation18ADC Overview18ADC Transfer Functions18Analog Inputs19Current Sensor20Analog Comparator Loop22Temperature Sensor22DAC Operation23ADC and DAC Reference24V _{DRIVE} Feature24
Typical Performance Characteristics12Terminology17DAC Terminology17ADC Terminology17Theory of Operation18ADC Overview18ADC Transfer Functions18Analog Inputs19Current Sensor20Analog Comparator Loop22Temperature Sensor22DAC Operation23ADC and DAC Reference24V _{DRIVE} Feature24Register Settings25

REVISION HISTORY

6/13—Revision 0: Initial Version

	Command Register	. 26
	ADC Result Register	. 26
	T _{SENSE} 1 and T _{SENSE} 2 Result Registers	. 27
	T _{SENSE} INT Result Register	. 27
	DAC _A , DAC _B , DAC _C , and DAC _D Value Registers	. 27
	Alert Status Register A, Alert Status Register B, and Alert Status Register C	. 28
	Channel Sequence Register	. 28
	Configuration Register	. 29
	Power-Down Register	. 30
	DATALOW and DATAHIGH Registers	. 30
	Hysteresis Registers	. 30
	Remote Channel T _{SENSE} 1 and T _{SENSE} 2 Offset Registers	. 31
I^2	C Interface	. 32
	General I ² C Timing	. 32
	Serial Bus Address Byte	. 32
	Interface Protocol	. 33
N	lodes of Operation	. 36
	Command Mode	. 36
	Autocycle Mode	. 37
A	lerts and Limits Theory	. 38
	ALERT_FLAG Bit	. 38
	Alert Status Registers	. 38
	DATALOW and DATAHIGH Monitoring Features	. 38
	Hysteresis	. 39
A	pplications Information	. 40
	Base Station Power Amplifier Monitor and Control	. 40
	Gain Control of Power Amplifier	. 41
0	Putline Dimensions	. 42
	Ordering Guide	. 42

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

SPECIFICATIONS

DAC SPECIFICATIONS

 $AV_{DD} = 4.5$ V to 5.5 V, AGND1 to AGND7 = DGND = 0 V, internal 2.5 V reference; $V_{DRIVE} = 2.7$ V to 5.5 V; $T_A = -40^{\circ}$ C to +105°C, unless otherwise noted. DAC OUTV+ AB and DAC OUTV+ CD = 4.5 V to 16.5 V; OFFSET IN x is floating; therefore, the DAC output span = 0 V to 5 V.

Table	1.

Devenuenter	NA:	Trans	Max	11	Test Conditions/Comments
Parameter	Min	тур	Max	Unit	lest Conditions/Comments
ACCURACY					
Resolution	12			Bits	
Relative Accuracy (INL)		±1	±3	LSB	
Differential Nonlinearity (DNL)		±0.3	±1	LSB	Guaranteed monotonic
Zero-Code Error		2.5	6	mV	
Full-Scale Error			10	mV	DAC OUTV+ = 5.5 V
Offset Error			±4	mV	Measured in the linear region, $T_A = -40^{\circ}C$ to $+105^{\circ}C$
			±2	mV	Measured in the linear region, $T_A = 25^{\circ}C$
Offset Error Temperature Coefficient		±5		ppm/°C	
Gain Error		±0.025	±0.155	% FSR	
Gain Error Drift		±5		ppm/°C	
DAC OUTPUT CHARACTERISTICS					
Output Voltage Span	0		$2 \times V_{\text{REF}}$	V	0 V to 5 V for a 2.5 V reference
Output Voltage Offset	0		10	V	The output voltage span can be positioned in the 0 V to 15 V range; if the OFFSET IN x pin is left floating, the offset = $2/3 \times V_{REF}$, giving an output of 0 V to $2 \times V_{REF}$
Offset Input Pin Range	0		5	V	$V_{OUT} = 3 \times V_{OFFSET} - 2 \times V_{REF} + V_{DAC}$
DC Input Impedance ²		75		kΩ	100 k Ω to V _{REF} , and 200 k Ω to AGND; see Figure 45
Output Voltage Settling Time ²		8		μs	1/4 to 3/4 change within 1/2 LSB, measured from last SCL edge
Slew Rate ²		1.1		V/µs	
Short-Circuit Current ²		40		mA	Full-scale current shorted to ground
Load Current ²		±10		mA	Source and/or sink within 200 mV of supply
Capacitive Load Stability ²	10			nF	$R_L = \infty$
DC Output Impedance ²		1		Ω	
REFERENCE					
Reference Output Voltage	2.49	2.5	2.51	V	$\pm 0.2\%$ maximum at 25°C, AV _{DD} = 5 V
Reference Input Voltage Range	0		AV _{DD} – 2	V	
Input Current		400	480	μA	$V_{REF} = 2.5 V$
Input Capacitance ²		20		pF	
V _{REF} Output Impedance ²		5		Ω	A buffer is required if the reference output is used to drive external loads
Reference Temperature Coefficient		10	25	ppm/°C	

¹ Linearity calculated using a reduced code range: Code 10 to Code 4095.

² Guaranteed by design and characterization; not production tested.

ADC SPECIFICATIONS

AV_{DD} = 4.5 V to 5.5 V, AGND1 to AGND7 = DGND = 0 V, internal or external 2.5 V reference; V_{DRIVE} = 2.7 V to 5.5 V; V_{PPX} = AV_{DD} to 59.4 V; $T_A = -40^{\circ}$ C to +105°C, unless otherwise noted.

ParameterNinYpMaxUnitTest Conditions/CommentsDC ACCURACYResolution12Resolution10.51.1LSBDifferential modeDifferential Nonlinearity (DNL)'10.51.0SSingle-ended or pseudo differential modeDifferential Nonlinearity (DNL)'10.52.0Single-ended or pseudo differential modeSingle-Ended ModeOffset Error Match1.0.4-LSBGain Error Match1.0.52.4.5LSBDifferential ModePositive Gain Error Match1.0.5-LSBPositive Gain Error Match1.0.5-LSBNegative Gain Error Match1.0.5-LSBNegative Gain Error Match1.0.5-LSBNegative Gain Error Match1.0.5-LSBNuclos INPa ² LSBCONVERSION RATEConversion Time'ViscViscViscPseudo Differential Input Range: Vis- Visc-ViscViscViscViscPseudo Differential Input Range: Vis- ViscSi	Table 2.					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Resolution12BitsIntegral Nonlinearity (INL)1 ± 0.5 ± 1.5 LSBDifferential modeDifferential Nonlinearity (DNL)1 ± 0.5 ± 0.5 ± 1.5 LSBDifferential modeSingle-Ended Mode ± 1.5 ± 2.5 ± 0.5 LSBDifferential, single-ended, and pseudo differentialOffset Error ± 1.5 ± 7.5 LSBLSBDifferential, single-ended, and pseudo differentialGain Error Match ± 0.4 LSBLSBLSBDifferential Mode ± 0.5 ± 4.5 LSBPositive Gain Error Match ± 0.5 LSBLSBZero Code Error ± 1.5 LSBLSBZero Code Error ± 1.5 LSBNegative Gain Error Match ± 0.5 LSBNegative Gain Error Match ± 0.5 LSBNegative Gain Error Match ± 0.5 LSBNucycle Update Rate ² 50 μ Nucycle Update Rate ² 50 μ Single-Ended Input Range 0 V_{set} O $2 \times V_{set}$ V $0 \vee 0 \times 2 \times V_{set}$ modePseudo Differential Input Range: V _{No} - V _{No} .4 0 V_{set} $V \vee 0 \vee V to 2 \times V_{set}$ modePlut Differential Input Range: V _{No} - V _{No} .4 $2 \times V_{set}$ $V = 0 \vee V to 2 \times V_{set}$ modeDifferential Input Range: V _{No} - V _{No} .4 $2 \times V_{set}$ $V = 0 \vee V to 2 \times V_{set}$ modePlut Differential Input Range: V _{No} - V _{No} .4 $2 \times V_{set}$ $V = 0 \vee V to 2 \times V_{set}$ modeSignal-to-Noise and Distortion R	DC ACCURACY					
$ \begin{array}{ c c c c c } Integral Nonlinearity (INL)^1 & $	Resolution		12		Bits	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Integral Nonlinearity (INL) ¹		±0.5	±1	LSB	Differential mode
Differential Nonlinearity (DNL)' ± 0.5 ± 0.9 LS8Differential, single-ended, and pseudo differential modesSingle-Ended Mode ± 1 ± 7 LS8Image: Single-Ended ModeImage: Single-Ended ModeOffset Error ± 10 ± 0.5 LS8Image: Single-Ended ModeImage: Single-Ended ModeGain Error Match ± 0.5 ± 4.5 LS8Image: Single-Ended ModeDifferential Mode ± 0.5 ± 1.5 LS8Image: Single-Ended ModePositive Gain Error Match ± 0.5 LS8Image: Single-Ended MatchZero Code Error Match ± 0.5 LS8Image: Single-Ended MatchNegative Gain Error Match ± 0.5 LS8Negative Gain Error Match ± 0.5 LS8Autocycle Update Rate ² 50 μs Nulde CIPUT ¹ -1 LS8Single-Ended Input Range V _{N1} - V _{N1} -4 22.22 KSP5Foct = 400 MHz 0 $2 \times V_{R2}$ VVulde UT $-2 \times V_{R2}$ V 0 Uto $2 \times V_{R2}$ modePseudo Differential Input Range V _{N1} - V _{N1} -4 22.22 $kSP5$ $f_{N1} = 10$ kHz sine wave; differential modeFully Differential Input Range V _{N1} - V _{N1} -4 $21 \times V_{N2}$ V 0 Uto $2 \times V_{N2}$ mode <td< td=""><td></td><td></td><td>±0.5</td><td>±1.5</td><td>LSB</td><td>Single-ended or pseudo differential mode</td></td<>			±0.5	±1.5	LSB	Single-ended or pseudo differential mode
Single-Ended ModemodesOffset Error ± 1 ± 7 LSBOffset Error Match ± 0.4 LSBGain Error Match ± 0.4 LSBDifferential Mode ± 0.4 LSBDifferential Mode ± 0.4 LSBPositive Gain Error ± 0.4 LSBPositive Gain Error Match ± 0.5 LSBZero Code Error Match ± 0.5 LSBZero Code Error Match ± 0.5 LSBVegative Gain Error ± 1 LSBNegative Gain Error ± 0.5 LSBNegative Gain Error Match ± 0.5 LSBCONVERSION RATE ± 0.5 LSBCONVERSION RATE ± 0.5 ± 0.5 CONVERSION RATE ± 0.5 ± 0.5 CONVERSION RATE ± 0.5 ± 0.5 CONVERSION RATE ± 0.5 ± 0.5 Throughput Rate 0 V_{ter} VO'L 2.5 V_{ter} 0Paeudo Differential Input Range: $V_{ter} - V_{ter}$ V_{ter} V0V to $2 \times V_{ter}$ modePaeudo Differential Input Range: $V_{ter} - V_{ter}$ V_{ter} V0V to $2 \times V_{ter}$ modeDLinput Leakage Current ± 2.5 V_{ter} V0V to $2 \times V_{ter}$ modeDLinput Leakage Current ± 2.5 V_{ter} V0V to $2 \times V_{ter}$ modeDLinput Leakage Current ± 2.5 V_{ter} V0V to $2 \times V_{ter}$ modeDLinput Leakage Current ± 2.5 V_{ter} V0V to $2 \times V_{ter}$ mode <t< td=""><td>Differential Nonlinearity (DNL)¹</td><td></td><td>±0.5</td><td>±0.99</td><td>LSB</td><td>Differential, single-ended, and pseudo differential</td></t<>	Differential Nonlinearity (DNL) ¹		±0.5	±0.99	LSB	Differential, single-ended, and pseudo differential
Single-Ended Mode ± 1 ± 7 LS8Offset Error Match ± 0.4 LS8Gain Error Match ± 0.4 LS8Differential Mode ± 0.4 LS8Differential Mode ± 0.4 LS8Differential ModeLS8Positive Gain Error Match ± 0.5 LS8Zero Code Error Match ± 0.5 LS8Negative Gain Error Match ± 0.5 LS8Zero Code Error Match ± 0.5 LS8Negative Gain Error Match ± 0.5 LS8Nuccycle Update Rate ² 3 μs Autocycle Update Rate ³ 3 μs Autocycle Update Rate ³ $2 \times V_{ter}$ V0 V to $2 \times V_{ter}$ modePseudo Differential Input Range: $V_{Ne} - V_{Ne'}$ V0 V to $2 \times V_{ter}$ modePseudo Differential Input Range: $V_{Ne} - V_{Ne'}$ γ γ 0 V to $2 \times V_{ter}$ modeD'Input Capacitance ³ 2 3 $F_{N} = 10$ kHz sine wave; differential modefignal-to-Noise Ratio (SNR) ¹ 73 dB $f_{N} = 10$ kHz sine wave; differential modefignal-to-Noise Ratio (SNR) ¹ 73 dB $f_{N} = 10$ kHz sine wave; differential modefignal-to-Noise Ratio (SNR) ¹						modes
Offset Error ± 1 ± 7 LSBOffset Error Match ± 0.4 LSBGain Error ± 0.4 ± 0.4 LSBGain Error Match ± 0.4 LSBDifferential Mode ± 1 LSBPositive Gain Error Match ± 0.5 LSBZero Code Error Match ± 0.5 LSBNegative Gain Error ± 1 LSBVerter Gain Error Match ± 0.5 LSBVerter Gain Error ± 1 LSBNegative Gain Error Match ± 0.5 LSBCONVERSION RATE μ μ CONVERSION RATE μ μ CONVERSION RATE μ μ CONVERSION RATE 22.22 kSPSSingle-Ended Input Range: 0 $2 \times V_{REF}$ Pseudo Differential Input Range: V_{N+} - V_{N-}^A 0 V to: ν Pseudo Differential Input Range: V_{N+} - V_{N-}^A 0 $2 \times V_{REF}$ Fully Differential Input Range: V_{N+} - V_{N-}^A $2 \times V_{REF}$ V 0 $2 \times V_{REF}$ V $0 \lor 0 \times V_{REF}$ modeInput Capacitance? $2 \times V_{REF}$ V $0 \lor 0 \times 2 \times V_{REF}$ modeDifferential Input Range: V_{N+} - V_{N-} $2 \times V_{REF}$ V $0 \lor 0 \times 2 \times V_{REF}$ modeInput C	Single-Ended Mode					
Offset Error Match ± 0.4 LSBGain Error Match ± 0.5 ± 4.5 LSBDifferential ModeLSBLSBPositive Gain Error Match ± 0.4 LSBPositive Gain Error Match ± 0.5 LSBZero Code Error ± 3 LSBNegative Gain Error Match ± 0.5 LSBConversion Time ² 3 μs Autocycle Update Rate ² So μs Throughput Rate 2.222 KSPNegative Gain Error Match 2.222 KSPPseudo Differential Input Range: Vm - Vm - 0 $V ws$ V 0 $2 \times Vws$ V $0 \vee to 2 \times Vws$ modePseudo Differential Input Range: Vm - Vm - $-Vws$ V $0 \vee to 2 \times Vws$ 0 $2 \times Vws$ V $0 \vee to 2 \times Vws$ modeInput Capacitance ² 30 pF 2 DC Input Leakage Current ± 1 μ μ DYNAMIC PERFORMANCE 72.5 dB $f_m = 10 kHz$ sine wave; differential modeSignal-to-Noise and Distortion Ratio 72.5 dB $f_m = 10 kHz$ sine wave; differential mode $f_m = 10 kHz$ sine wave; differential mode -79 dB $f_m = 10 kHz$ sine wave; differential mode $f_m = 10 kHz$ sine wave; differential mode -79 dB $f_m = 10 $	Offset Error		±1	±7	LSB	
Gain Error ± 0.5 ± 4.5 LSBGain Error Match ± 0.4 $-$ LSBPositive Gain Error ± 1 LSBPositive Gain Error Match ± 0.5 LSBZero Code Error ± 3 LSBRegative Gain Error Match ± 0.5 LSBNegative Gain Error Match ± 0.5 LSBCONVERSION RATE ± 1 LSBConversion Time ² 3 μs Autocycle Update Rate ² 50 μs Throughput Rate $ 2.222$ Single-Ended Input Range0 V_{REF} 0 $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ modePseudo Differential Input Range: $V_{Ne} - V_{Ne-4}$ V_{REF} V0 V to $2 \times V_{REF}$ modeInput Capacitance ² 30 pF $F_{N} = 10$ kHz sine wave; differential modeInput Capacitance ² 71.5 dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise and Distortion Ratio 72.5 dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise and Distortion Ratio 71.5 dB $f_{N} = 10$ kHz sine wave; differential mode $f_{N} = Total Harmonic Distortion (THD)1-81dBf_{N} = 10 kHz sine wave; differential modef_{N} = 077.5dBf_{N} = 10 kHz sine wave; differential modef_{N} = 077.5dB$	Offset Error Match		±0.4		LSB	
Gain Error Match ± 0.4 LSBDifferential Mode ± 0.4 LSBPositive Gain Error ± 0.5 LSBZero Code Error Match ± 0.5 LSBNegative Gain Error ± 1 LSBNegative Gain Error Match ± 0.5 LSBNegative Gain Error Match ± 0.5 LSBNegative Gain Error Match ± 0.5 LSBCONVERSION RATE ± 0.5 LSBConversion Time ² 3 μs Autocycle Update Rate ² 50 μs Throughput Rate2.2.22 $kSPS$ NaLOG INPUT ³ 0 $2 \times V_{RF}$ Pseudo Differential Input Range: $V_{N+} - V_{N-}^4$ 0 V_{SF} Pully Differential Input Range: $V_{N+} - V_{N-}^4$ 0 V_{SF} VO $2 \times V_{RF}$ V0 V to $2 \times V_{RF}$ modeInput Capacitance ² 30 pF 10 DYNAMIC ERROPMANCE 72 $4B$ $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ 71 .5dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise and Distortion Ratio 72 .5dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise and Distortion (THD) ¹ -81 dB $f_{N} = 10$ kHz sine wave; differential mode $f_{N} = 10$ kHz sine wave; differential mode -79 dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ -81 dB $f_{N} = 10$ kHz sine wave; differential mode $f_{N} = 10$ kHz sine wave; differe	Gain Error		±0.5	±4.5	LSB	
Differential Mode Image: Second	Gain Error Match		±0.4		LSB	
Positive Gain Error ±1 LSB Positive Gain Error Match ±0.5 LSB Zero Code Error Match ±0.5 LSB Negative Gain Error Match ±0.5 LSB Negative Gain Error Match ±0.5 LSB Negative Gain Error Match ±0.5 LSB CONVERSION RATE LSB LSB CONVERSION RATE us LSB CONVERSION RATE 22.22 kSPS Throughput Rate 2.222 kSPS ANLOG INPUT ³ 2.222 kSPS Single-Ended Input Range: V _{N+} – V _{N-4} 0 V ser 0 V to V _{RE} mode Pseudo Differential Input Range: V _{N+} – V _{N-4} 0 V ser 0 V to V _{RE} mode Fully Differential Input Range: V _{N+} – V _{N-4} 0 V ser 0 V to V _{RE} mode Pseudo Differential Input Range: V _{N+} – V _{N-4} 0 V ser 0 V to V _{RE} mode Fully Differential Input Range: V _{N+} – V _{N-4} 0 V ser 0 V to V _{RE} mode DC Input Leakage Current ±1 µA PF PF DYNAMIC PERFORMANCE Signal-to-Noise and Distortion Ratio (SNR) ¹ 7	Differential Mode					
Positive Gain Error Match ± 0.5 LS8Zero Code Error Match ± 3 LS8Negative Gain Error Match ± 0.5 LS8Negative Gain Error Match ± 0.5 LS8CONVERSION RATE ± 0.5 LS8Conversion Time ² 3 μ sAutocycle Update Rate ² 50 μ sThroughput Rate 2.222 kSPSANALOG INPUT ³ $5_{SCL} = 400$ kHzSingle-Ended Input Range 0 \sqrt{NEF} V 0 $2 \times V_{BF}$ V 0 V to $2 \times V_{BF}$ modePseudo Differential Input Range: $V_{NE} - V_{NE-4}$ 0 V_{SEF} V 0 $2 \times V_{BF}$ V 0 V to $2 \times V_{BF}$ modeInput Capacitance ² 3 $2 \times V_{BF}$ VDC Input Leakage Current ± 1 μ DYNAMIC PERFORMANCE 73 dBfm = 10 kHz sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ 73 dBfm = 10 kHz sine wave; differential modeGIADU 71.5 dBfm = 10 kHz sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ 73 dBfm = 10 kHz sine wave; differential modeGIADU ¹ -79 -81 dBfm = 10 kHz sine wave; differential modeGianut C Distortion (THD) ¹ -81 dBfm = 10 kHz sine wave; differential modeGianut C Distortion (THD) ¹ -81 dBfm = 10 kHz sine wave; differential modeGianut C Distortion (THD) ¹ -81 dBfm = 10 kHz sine wave; differential mode <t< td=""><td>Positive Gain Error</td><td></td><td>±1</td><td></td><td>LSB</td><td></td></t<>	Positive Gain Error		±1		LSB	
Zero Code Error ± 3 LS8Zero Code Error Match ± 0.5 LS8Negative Gain Error Match ± 0.5 LS8Negative Gain Error Match ± 0.5 LS8CONVERSION RATE μ s μ sConversion Time ² 3 μ sAutocycle Update Rate ² 50 μ sThroughput Rate 2.22 kSP5 $f_{scc} = 400 \text{ kHz}$ ANALOG INPUT ³ ν ν sSingle-Ended Input Range 0 \sqrt{varr} V 0 $2 \times V_{RF}$ V $0 \vee to V_{rer}$ mode 0 $2 \times V_{RF}$ V $0 \vee to V_{rer}$ modePseudo Differential Input Range: $V_{N+} - V_{N-}^{A}$ 0 $2 \times V_{RF}$ V 0 $2 \times V_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \times V_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \times V_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \times V_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \times V_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \times V_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \times V_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \vee_{RF}$ V $0 \vee to 2 \times V_{RF}$ mode 0 $2 \vee_{RF}$ V $0 \vee to 2 \vee_{RF}$ mode 0 $2 \vee_{RF}$ V $0 \vee to 2 \vee_{RF}$ mode 0 $2 \vee_{RF}$ V $0 \vee to 2 \vee_{RF}$ mode 0 $1 \vee_{RF}$ V $0 \vee to 2 \vee_{RF}$ 0 $1 \vee_{RF}$	Positive Gain Error Match		±0.5		LSB	
Zero Code Error Match ± 0.5 LSBNegative Gain Error Match ± 1 LSBCONVERSION RATE ± 0.5 LSBConversion Time²3 μ sAutocycle Update Rate²50 μ sThroughput Rate 22.22 μ SPSAnaLOG INPUT³ 22.22 μ SPSSingle-Ended Input Range0 V_{REF} V0 $2 \times V_{REF}$ V $0 \vee to 2 \times V_{REF} modePseudo Differential Input Range: V_{N+} - V_{N-}^40V_{REF}V02 \times V_{REF}V0 \vee to 2 \times V_{REF} mode1put Capacitance²02 \times V_{REF}V0 \vee to 2 \times V_{REF} modeDC Input Leakage Current\pm 1\muAPFDC Input Leakage Current\pm 1\muAR_N = 10 \text{ kHz sine wave; differential modeSignal-to-Noise Ratio (SNR)¹72.5dBf_{N} = 10 \text{ kHz sine wave; differential modeSignal-to-Noise Ratio (SNR)¹71.5dBf_{N} = 10 \text{ kHz sine wave; differential modeGINAD)¹-R1-R1dBf_{N} = 10 \text{ kHz sine wave; differential modeTotal Harmonic Distortion (THD)¹-R1dBf_{N} = 10 \text{ kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR)¹-R1dBf_{N} = 10 \text{ kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR)¹-R1dBf_{N} = 10 \text{ kHz sine wave; differential modeGranuel-to-Channel-to-Channel solation²-90dBf_{N} = 10 kHz sine wave; differential mode$	Zero Code Error		±3		LSB	
Negative Gain Error Negative Gain Error Match ± 1 LSB ± 0.5 CONVERSION RATE Conversion Time ² μ Conversion Time ² 3 μ sAutocycle Update Rate ² 50 μ sThroughput Rate 22.22 kSPSANALOG INPUT ³ 22.22 kSPSSingle-Ended Input Range0VerrV0 $2 \times V_{REF}$ V0 V to Verr mode0 $2 \times V_{REF}$ V0 V to Verr modePseudo Differential Input Range: VNV - VNV0VerrV0 $2 \times V_{REF}$ V0 V to Verr mode0 $2 \times V_{REF}$ V0 V to Verr mode0 $2 \times V_{REF}$ V0 V to 2 × V_{REF} modeFully Differential Input Range: VNV - VNV $-2 \times V_{REF}$ V0 V to 2 × V_{REF} mode1put Capacitance ² 30pF00 V to 2 × V_{REF} modeDVNAMIC PERFORMANCE73dBfm = 10 kHz sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ 73.dBfm = 10 kHz sine wave; single-ended and pseudo differential modesSignal-to-Noise and Distortion Ratio (SINAD) ¹ 71.5dBfm = 10 kHz sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD) ¹ -81 dBfm = 10 kHz sine wave; differential mode differential modesSpurious-Free Dynamic Range (SFDR) ¹ -81 dBfm = 10 kHz sine wave; differential mode differential modes 77 dBfm = 10 kHz sine wave; single-ended and pseudo differential modes	Zero Code Error Match		±0.5		LSB	
Negative Gain Error Match ± 0.5 LSBCONVERSION RATE Conversion Time2 3 μ sAutocycle Update Rate23 μ sThroughput Rate2.2.22kSPSANALOG INPUT30 V_{REF} Single-Ended Input Range0 V_{REF} V0 $2 \times V_{REF}$ V0 V to V_{REF} modePseudo Differential Input Range: $V_{N+} - V_{N-4}$ 0 $2 \times V_{REF}$ VPseudo Differential Input Range: $V_{N+} - V_{N-4}$ 0 $2 \times V_{REF}$ V $-V_{REF} - V_{REF}$ $-V_{REF} - V_{REF}$ V0 V to $2 \times V_{REF}$ modeFully Differential Input Range: $V_{N+} - V_{N-4}$ 0 $2 \times V_{REF}$ V $-V_{REF} - V_{REF}$ $-V_{REF} - V_{REF}$ V0 V to V_{REF} modeInput Capacitance2 30 pF PF D'UNAMIC PERFORMANCE $-2 \times V_{REF}$ dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio (SNR)1 73 dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio Distortion Ratio 72.5 dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio Distortion (THD)1 -81 dB $f_{N} = 10$ kHz sine wave; differential mode $(SNAD)1$ -77 dB $f_{N} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio Distortion (THD)1 -81 dB $f_{N} = 10$ kHz sine wave; differential mode $f_{N} = 10$ kHz sine wave; differential mode $f_{N} = 10$ kHz sine wave; differential mode $f_{N} = 77.5$ dB <td>Negative Gain Error</td> <td></td> <td>±1</td> <td></td> <td>LSB</td> <td></td>	Negative Gain Error		±1		LSB	
CONVERSION RATE Conversion Time ³ 3 μs Autocycle Update Rate ² 3 μs $s^{CL} = 400 kHzANALOG INPUT32.2.22kSPSf_{SCL} = 400 kHzANALOG INPUT30V_{REF}V0 V to V_{REF} modeSingle-Ended Input Range02 \times V_{REF}V0 V to 2 \times V_{REF} modePseudo Differential Input Range: V_{N+} - V_{N-}02 \times V_{REF}V0 V to 2 \times V_{REF} modePseudo Differential Input Range: V_{N+} - V_{N-}-V_{REF}+V_{REF}V0 V to 2 \times V_{REF} modeFully Differential Input Range: V_{N+} - V_{N-}-V_{REF}+V_{REF}V0 V to 2 \times V_{REF} modeInput Capacitance230pFV0 V to 2 \times V_{REF} modeDC Input Leakage Current\pm 1\mu ADYNAMIC PERFORMANCE73dBf_{N} = 10 kHz sine wave; differential modedifferential modesSignal-to-Noise and Distortion Ratio(SINAD)171.5dBf_{N} = 10 kHz sine wave; single-ended and pseudodifferential modesTotal Harmonic Distortion (THD)1-81dBf_{N} = 10 kHz sine wave; single-ended and pseudodifferential modesSpurious-Free Dynamic Range (SFDR)1-81dBf_{N} = 10 kHz sine wave; differential modedifferential modesSpurious-Free Dynamic Range (SFDR)1-81dBf_{N} = 10 kHz sine wave; differential modedifferential modesChannel-to-Channel Isolation2-90dBf_{N} = 0 kHz sine wave; single-ended and pseudodifferential modes$	Negative Gain Error Match		±0.5		LSB	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	CONVERSION RATE					
Autocycle Update Rate² Throughput Rate50 μs kSPS μs kSPS μs kSPSANALOG INPUT³ Single-Ended Input Range0 $\vee REF$ V0 V to ∇REF mode0 $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ mode0Pseudo Differential Input Range: $V_{IN+} - V_{IN-}$ 0 $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ modeFully Differential Input Range: $V_{IN+} - V_{IN-}$ $-V_{REF}$ V0 V to $2 \times V_{REF}$ mode0Fully Differential Input Range: $V_{IN+} - V_{IN-}$ $-V_{REF}$ V0 V to $2 \times V_{REF}$ modeInput Capacitance² DC Input Leakage Current $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ modeDYNAMIC PERFORMANCE Signal-to-Noise and Distortion Ratio (SINAD)'73dBf_{IN} = 10 kHz sine wave; differential modeSignal-to-Noise and Distortion (THD)' -81 dBf_{IN} = 10 kHz sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD)' -81 dBf_{IN} = 10 kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR)' -81 dBf_{IN} = 10 kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR)' -81 dBf_{IN} = 10 kHz sine wave; differential mode $(Fin = 10 k-t-channel Isolation²-90dBf_{IN} = 10 kHz sine wave; differential mode$	Conversion Time ²		3		μs	
Throughput Rate22.22kSPS $f_{SCL} = 400 \text{ kHz}$ ANALOG INPUT30VREFV0 V to VREF modeSingle-Ended Input Range0 $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ modePseudo Differential Input Range: $V_{N+} - V_{N-4}$ 0 $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ modePseudo Differential Input Range: $V_{N+} - V_{N-4}$ 0 $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ modeFully Differential Input Range: $V_{N+} - V_{N-4}$ $-V_{REF}$ $+V_{REF}$ V0 V to $2 \times V_{REF}$ modeInput Capacitance ² 30 pF $0 \times 10 \times $	Autocycle Update Rate ²		50		μs	
ANALOG INPUT3 Single-Ended Input Range0 V_{REF} V0 V to V_{REF} modePseudo Differential Input Range: $V_{IN+} - V_{IN-}^{4}$ 0 V_{REF} V0 V to $2 \times V_{REF}$ modePseudo Differential Input Range: $V_{IN+} - V_{IN-}^{4}$ 0 $2 \times V_{REF}$ V0 V to $2 \times V_{REF}$ modeFully Differential Input Range: $V_{IN+} - V_{IN-}$ $-V_{REF}$ +V0 V to V_{REF} modeInput Capacitance230pFDC Input Leakage Current ± 1 μA DYNAMIC PERFORMANCE73dB $f_{IN} = 10$ kHz sine wave; differential modeSignal-to-Noise and Distortion Ratio (SINAD)172.5dB $f_{IN} = 10$ kHz sine wave; differential modeTotal Harmonic Distortion (THD)1 -81 dB $f_{IN} = 10$ kHz sine wave; differential modeSignul-to-Channel Isolation2 -79 dB $f_{IN} = 10$ kHz sine wave; differential modeGuide Springer -79 dB $f_{IN} = 10$ kHz sine wave; differential modeTotal Harmonic Distortion (THD)1 -81 dB $f_{IN} = 10$ kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR)1 -81 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoChannel-to-Channel Isolation2 -90 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo	Throughput Rate			22.22	kSPS	$f_{SCL} = 400 \text{ kHz}$
Single-Ended Input Range0 V_{REF} V0 V to Vare modePseudo Differential Input Range: $V_{N+} - V_{N-}^{-1}$ 0 $2 \times V_{REF}$ V0 V to 2 × V_{REF} modePseudo Differential Input Range: $V_{N+} - V_{N-}^{-1}$ 0 $2 \times V_{REF}$ V0 V to 2 × V_{REF} modeFully Differential Input Range: $V_{N+} - V_{N-}$ $-V_{REF}$ $+V_{REF}$ V0 V to 2 × V_{REF} modeInput Capacitance ² $-V_{REF}$ $+2 \times V_{REF}$ V0 V to 2 × V_{REF} modeDC Input Leakage Current ± 1 μA $-V_{REF}$ VDYNAMIC PERFORMANCE $F_{1N} = 10$ kHz sine wave; differential mode $f_{1N} = 10$ kHz sine wave; single-ended and pseudoSignal-to-Noise Ratio (SNR) ¹ 73dB $f_{1N} = 10$ kHz sine wave; differential modeSignal-to-Noise and Distortion Ratio72.5dB $f_{1N} = 10$ kHz sine wave; single-ended and pseudoGifferential modic Distortion (THD) ¹ -81 dB $f_{1N} = 10$ kHz sine wave; single-ended and pseudoSpurious-Free Dynamic Range (SFDR) ¹ -81 dB $f_{1N} = 10$ kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR) ¹ -81 dB $f_{1N} = 10$ kHz sine wave; differential modeChannel-to-Channel Isolation ² -90 dB $f_{1N} = 0$ kHz sine wave; single-ended and pseudo	ANALOG INPUT ³					
Pseudo Differential Input Range: $V_{IN+} - V_{IN-}^{I}$ 0 $2 \times V_{REF}$ V $0 \vee to 2 \times V_{REF}$ modePseudo Differential Input Range: $V_{IN+} - V_{IN-}^{I}$ 0 $2 \times V_{REF}$ V $0 \vee to 2 \times V_{REF}$ modeFully Differential Input Range: $V_{IN+} - V_{IN-}^{I}$ $-V_{REF}$ $+V_{REF}$ V $0 \vee to 2 \times V_{REF}$ modeInput Capacitance ² $-V_{REF}$ $+2 \times V_{REF}$ V $0 \vee to 2 \times V_{REF}$ modeDC Input Leakage Current ± 1 μA PF DYNAMIC PERFORMANCE $-2 \times V_{REF}$ dB $f_{IN} = 10 \text{ kHz}$ sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ 73 AB $f_{IN} = 10 \text{ kHz}$ sine wave; single-ended and pseudoGINAD) ¹ -72 BB $f_{IN} = 10 \text{ kHz}$ sine wave; differential modeSignal-to-Noise and Distortion Ratio 72.5 BB $f_{IN} = 10 \text{ kHz}$ sine wave; differential modeSignal-to-Noise and Distortion Ratio 72.5 BB $f_{IN} = 10 \text{ kHz}$ sine wave; differential modeSignal-to-Noise and Distortion Ratio 72.5 BB $f_{IN} = 10 \text{ kHz}$ sine wave; differential modeSupurious-Free Dynamic Range (SFDR) ¹ -81 BB $f_{IN} = 10 \text{ kHz}$ sine wave; differential modeSpurious-Free Dynamic Range (SFDR) ¹ -81 BB $f_{IN} = 10 \text{ kHz}$ sine wave; differential mode $(Dannel-to-Channel Isolation2-90BBf_{IN} = 10 \text{ kHz} sine wave; single-ended and pseudo$	Single-Ended Input Range	0		VREF	V	0 V to V _{REF} mode
Pseudo Differential Input Range: $V_{IN+} - V_{IN-}^{IN}$ 0 V_{REF} V0 V to V_{REF} modeFully Differential Input Range: $V_{IN+} - V_{IN-}$ $-V_{REF}$ $+V_{REF}$ V0 V to $2 \times V_{REF}$ modeFully Differential Input Range: $V_{IN+} - V_{IN-}$ $-V_{REF}$ $+V_{REF}$ V0 V to $2 \times V_{REF}$ modeInput Capacitance ² 30 pF $0 \vee to 2 \times V_{REF}$ $0 \vee to 2 \times V_{REF}$ modeDC Input Leakage Current ± 1 μA μA μA DYNAMIC PERFORMANCE 5 dB $f_{IN} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ 73 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoGiffarential mode: (SINAD) ¹ 72.5 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoTotal Harmonic Distortion (THD) ¹ -81 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoSpurious-Free Dynamic Range (SFDR) ¹ -81 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoChannel-to-Channel Isolation ² -90 dB $f_{IN} = 0$ KHz to 100 kHz		0		$2 \times V_{\text{REF}}$	V	0 V to $2 \times V_{REF}$ mode
Fully Differential Input Range: $V_{IN+} - V_{IN-}$ 0 $2 \times V_{REF}$ V $0 \lor to 2 \times V_{REF}$ mode $-V_{REF}$ $-V_{REF}$ $+V_{REF}$ V $0 \lor to V_{REF}$ mode $-1 \lor V_{REF}$ $+2 \times V_{REF}$ V $0 \lor to 2 \times V_{REF}$ modeInput Capacitance ² 30 pF DC Input Leakage Current ± 1 μA DYNAMIC PERFORMANCE 30 $F_{IN} = 10 \ \text{kHz}$ sine wave; differential modeSignal-to-Noise Ratio (SNR) ¹ 73 dB $f_{IN} = 10 \ \text{kHz}$ sine wave; single-ended and pseudodifferential modes 72 dB $f_{IN} = 10 \ \text{kHz}$ sine wave; differential modeSignal-to-Noise and Distortion Ratio 72.5 dB $f_{IN} = 10 \ \text{kHz}$ sine wave; differential modeSignal-to-Noise and Distortion (THD) ¹ -81 dB $f_{IN} = 10 \ \text{kHz}$ sine wave; single-ended and pseudodifferential moice Distortion (THD) ¹ -81 dB $f_{IN} = 10 \ \text{kHz}$ sine wave; single-ended and pseudoSpurious-Free Dynamic Range (SFDR) ¹ -81 dB $f_{IN} = 10 \ \text{kHz}$ sine wave; single-ended and pseudoGhannel-to-Channel Isolation ² -90 dB $f_{IN} = 10 \ \text{kHz}$ sine wave; single-ended and pseudo	Pseudo Differential Input Range: $V_{IN+} - V_{IN-}^4$	0		VREF	V	0 V to V _{REF} mode
Fully Differential Input Range: $V_{IN+} - V_{IN-}$ $-V_{REF}$ $+V_{REF}$ V $0 V to V_{REF} mode$ Input Capacitance ² 30 pF DC Input Leakage Current ± 1 μA DYNAMIC PERFORMANCE ± 1 μA Signal-to-Noise Ratio (SNR) ¹ 73 dB $f_{IN} = 10$ kHz sine wave; differential modeSignal-to-Noise and Distortion Ratio 72.5 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoSignal-to-Noise and Distortion Ratio 72.5 dB $f_{IN} = 10$ kHz sine wave; differential modeTotal Harmonic Distortion (THD) ¹ -81 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoSpurious-Free Dynamic Range (SFDR) ¹ -81 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoGhannel-to-Channel Isolation ² -90 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo		0		$2 \times V_{\text{REF}}$	V	$0 V$ to $2 \times V_{REF}$ mode
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Fully Differential Input Range: V _{IN+} – V _{IN-}	$-V_{\text{REF}}$		$+V_{REF}$	V	0 V to V _{REF} mode
Input Capacitance230pFDC Input Leakage Current ± 1 μA DYNAMIC PERFORMANCE 30 $f_{IN} = 10$ kHz sine wave; differential modeSignal-to-Noise Ratio (SNR)173dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSignal-to-Noise and Distortion Ratio (SINAD)172.5dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesChannel-to-Channel Isolation2-90dB $f_{IN} = 0.5$ Hz to 100 kHz	, , ,	$-2 \times V_{\text{REF}}$		$+2 \times V_{REF}$	V	$0 V$ to $2 \times V_{REF}$ mode
DC Input Leakage Current ± 1 μA DYNAMIC PERFORMANCE Signal-to-Noise Ratio (SNR)173dB $f_{IN} = 10$ kHz sine wave; differential mode differential modesSignal-to-Noise Ratio (SNR)173dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSignal-to-Noise and Distortion Ratio (SINAD)172.5dB $f_{IN} = 10$ kHz sine wave; differential modeTotal Harmonic Distortion (THD)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; differential mode differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; differential mode differential modesChannel-to-Channel Isolation2-90dB $f_{IN} = 0.5$ Hz to 100 kHz	Input Capacitance ²		30		рF	
DYNAMIC PERFORMANCE Signal-to-Noise Ratio (SNR)173dB $f_{IN} = 10 \text{ kHz}$ sine wave; differential mode $f_{IN} = 10 \text{ kHz}$ sine wave; single-ended and pseudo differential modesSignal-to-Noise and Distortion Ratio (SINAD)172.5dB $f_{IN} = 10 \text{ kHz}$ sine wave; differential modeTotal Harmonic Distortion (THD)171.5dB $f_{IN} = 10 \text{ kHz}$ sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD)1-81dB $f_{IN} = 10 \text{ kHz}$ sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10 \text{ kHz}$ sine wave; differential mode differential modesChannel-to-Channel Isolation2-90dB $f_{IN} = 10 \text{ kHz}$ sine wave; single-ended and pseudo differential modes	DC Input Leakage Current			±1	μA	
Signal-to-Noise Ratio (SNR)173dB $f_{IN} = 10$ kHz sine wave; differential mode72dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSignal-to-Noise and Distortion Ratio (SINAD)172.5dB $f_{IN} = 10$ kHz sine wave; differential mode71.5dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesChannel-to-Channel Isolation2-90dB $f_{IN} = 0.5$ Hz to 100 kHz	DYNAMIC PERFORMANCE					
72dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSignal-to-Noise and Distortion Ratio $(SINAD)^1$ 72.5dB $f_{IN} = 10$ kHz sine wave; differential mode71.5dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD)^1-81dB $f_{IN} = 10$ kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR)^1-81dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)^1-81dB $f_{IN} = 10$ kHz sine wave; differential mode differential modesChannel-to-Channel Isolation^2-90dB $f_{IN} = 0.5$ Hz to 100 kHz	Signal-to-Noise Ratio (SNR) ¹		73		dB	f _{IN} = 10 kHz sine wave; differential mode
Signal-to-Noise and Distortion Ratio (SINAD)172.5dBdifferential modes fin = 10 kHz sine wave; differential mode differential modesTotal Harmonic Distortion (THD)1-81dBfin = 10 kHz sine wave; differential mode differential modesTotal Harmonic Distortion (THD)1-81dBfin = 10 kHz sine wave; differential mode differential modesSpurious-Free Dynamic Range (SFDR)1-81dBfin = 10 kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dBfin = 10 kHz sine wave; single-ended and pseudo differential modesChannel-to-Channel Isolation2-90dBfin = 0.5 Hz to 100 kHz	2		72		dB	$f_{IN} = 10$ kHz sine wave; single-ended and pseudo
Signal-to-Noise and Distortion Ratio (SINAD)172.5dB $f_{IN} = 10$ kHz sine wave; differential mode71.5dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesTotal Harmonic Distortion (THD)1-81dB $f_{IN} = 10$ kHz sine wave; differential mode $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; differential mode $f_{IN} = 10$ kHz sine wave; differential mode differential modesSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; differential mode $f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modesChannel-to-Channel Isolation2-90dB $f_{IN} = 0.5$ Hz to 100 kHz						differential modes
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Signal-to-Noise and Distortion Ratio		72.5		dB	f _{IN} = 10 kHz sine wave; differential mode
Total Harmonic Distortion (THD)171.5dB $f_{IN} = 10 \text{ kHz sine wave; single-ended and pseudodifferential modesTotal Harmonic Distortion (THD)1-81dBf_{IN} = 10 \text{ kHz sine wave; differential mode}f_{IN} = 10 \text{ kHz sine wave; single-ended and pseudodifferential modesSpurious-Free Dynamic Range (SFDR)1-81dBf_{IN} = 10 \text{ kHz sine wave; single-ended and pseudodifferential modesSpurious-Free Dynamic Range (SFDR)1-81dBf_{IN} = 10 \text{ kHz sine wave; differential mode}f_{IN} = 10 \text{ kHz sine wave; single-ended and pseudodifferential modesChannel-to-Channel Isolation2-90dBf_{IN} = 0.5 \text{ Hz to } 100 \text{ kHz}$	(SINAD) ¹					
Total Harmonic Distortion (THD)1-81dBdifferential modes -79 dB $f_{IN} = 10$ kHz sine wave; differential modeSpurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; differential mode -79 dB $f_{IN} = 10$ kHz sine wave; differential modes -79 dB $f_{IN} = 10$ kHz sine wave; differential mode -79 dB $f_{IN} = 10$ kHz sine wave; differential mode -79 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo -79 dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudo $Glifferential modesGlifferential modes-79dBf_{IN} = 0.5 Hz to 100 kHz$			71.5		dB	$f_{IN} = 10$ kHz sine wave; single-ended and pseudo
Total Harmonic Distortion (THD)1-81dB $f_{IN} = 10 \text{ kHz sine wave; differential mode}$ -79 dB dB $f_{IN} = 10 \text{ kHz sine wave; single-ended and pseudo}$ Spurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10 \text{ kHz sine wave; differential mode}$ -79 dB $f_{IN} = 10 \text{ kHz sine wave; differential mode}$ -79 dB $f_{IN} = 10 \text{ kHz sine wave; differential mode}$ -79 dB $f_{IN} = 10 \text{ kHz sine wave; single-ended and pseudo}$ dB $f_{IN} = 10 \text{ kHz sine wave; single-ended and pseudo}$ dB $f_{IN} = 0.5 \text{ Hz to } 100 \text{ kHz}$						differential modes
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Total Harmonic Distortion (THD) ¹		-81		dB	$f_{IN} = 10 \text{ kHz}$ sine wave; differential mode
Spurious-Free Dynamic Range (SFDR)1-81dB $f_{IN} = 10$ kHz sine wave; differential mode-79dB $f_{IN} = 10$ kHz sine wave; single-ended and pseudoChannel-to-Channel Isolation2-90dB $f_{IN} = 0.5$ Hz to 100 kHz			-79		dB	$f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modes
$-79 \qquad dB \qquad f_{IN} = 10 \text{ kHz sine wave; single-ended and pseudo}$ Channel-to-Channel Isolation ² $-90 \qquad dB \qquad f_{IN} = 0.5 \text{ Hz to } 100 \text{ kHz}$	Spurious-Free Dynamic Range (SFDR) ¹		-81		dB	fıℕ = 10 kHz sine wave; differential mode
Channel-to-Channel Isolation ² -90 dB $f_{IN} = 0.5$ Hz to 100 kHz			-79		dB	$f_{IN} = 10$ kHz sine wave; single-ended and pseudo differential modes
	Channel-to-Channel Isolation ²		-90		dB	$f_{\rm IN} = 0.5$ Hz to 100 kHz

AD7294-2

					1
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
TEMPERATURE SENSOR—INTERNAL					
Operating Range	-40		+105	°C	
Accuracy			±2	°C	Internal temperature sensor, $T_A = -30^{\circ}C$ to $+90^{\circ}C$
			±2.5	°C	Internal temperature sensor, $T_A = -40^{\circ}C$ to $+105^{\circ}C$
Resolution		0.25		°C	LSB size
Update Rate		5		ms	
TEMPERATURE SENSOR—EXTERNAL					External transistor is 2N3906
Operating Range	-55		+150	°C	Limited by external diode
Accuracy			±2	°C	$T_A = T_{DIODE} = -40^{\circ}C \text{ to } +105^{\circ}C$
Resolution		0.25		°C	LSB size
Low Level Output Current Source ²		8		μΑ	
Medium Level Output Current Source ²		32		μΑ	
High Level Output Current Source ²		128		μA	
Maximum Series Resistance (Rs) for External Diode ²			10	kΩ	For $<\pm 0.5^{\circ}$ C additional error, C _P = 0 (see Figure 29)
Maximum Parallel Capacitance (C _P) for External Diode ²			1	nF	Rs = 0 (see Figure 28)
CURRENT SENSE					$V_{PP} = AV_{DD}$ to 59.4 V
V _{PP} Supply Range	AV _{DD}		59.4	V	
Gain Error			±0.75	% FSR	2.5 V reference
Differential Input		±200		mV	2.5 V reference
RS(+)/RS(–) Input Bias Current		25	32	μA	
CMRR/PSRR ²		110		dB	Inputs shorted to V _{PP}
Offset Error		±50	±780	μV	
Offset Drift		3		μV/°C	
Amplifier Peak-to-Peak Noise ²		400		μV	Referred to input
V _{PP} Supply Current		0.18	0.25	mA	Per channel, $V_{PP}1 = V_{PP}2 = 59.4 V$
REFERENCE					
Reference Output Voltage	2.49	2.5	2.51	V	±0.2% maximum at 25°C
Reference Input Voltage Range ²	0.1		4.1	V	
DC Leakage Current			±2	μA	
V _{REF} Output Impedance ²		5		Ω	A buffer is required if the reference output is used
· ·					to drive external loads
Input Capacitance ²		20		pF	
Reference Temperature Coefficient		10	25	ppm/°C	

 1 See the Terminology section for more information. 2 Guaranteed by design and characterization; not production tested. 3 V_{IN+} and V_{IN-} must remain within AGND/AV_{DD}. (The analog input pins are V_{IN}3 to V_{IN}0.) 4 V_{IN-} = 0 V for specified performance. For full input range on V_{IN-}, see Figure 36.

GENERAL SPECIFICATIONS

 $AV_{DD} = 4.5 \text{ V}$ to 5.5 V, AGND1 to AGND7 = DGND = 0 V, internal or external 2.5 V reference; $V_{DRIVE} = 2.7 \text{ V}$ to 5.5 V; $V_{PPX} = AV_{DD}$ to 59.4 V; DAC OUTV+ AB and DAC OUTV+ CD = 4.5 V to 16.5 V; OFFSET IN x is floating; therefore, DAC output span = 0 V to 5 V; $T_A = -40^{\circ}$ C to +105°C, unless otherwise noted.

Table 3.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
LOGIC INPUTS						
Input High Voltage	VIH	$0.7 V_{\text{DRIVE}}$			V	SDA, SCL only
Input Low Voltage	VIL			0.3 VDRIVE	V	SDA, SCL only
Input Leakage Current	I _{IN}			±1	μA	
Input Hysteresis ¹	V _{HYST}	0.05 VDRIVE			V	
Input Capacitance ¹	CIN		8		рF	
Glitch Rejection ¹			50		ns	Input filtering suppresses noise spikes of less than 50 ns
Maximum External Capacitance of I ² C Address Pins When Floating ¹				30	pF	Tristate input
LOGIC OUTPUTS						
SDA, ALERT						SDA and ALERT/BUSY are open-drain outputs
Output Low Voltage	V _{OL}			0.4	V	$I_{SINK} = 3 \text{ mA}$
				0.6	V	$I_{SINK} = 6 \text{ mA}$
Floating-State Leakage Current ¹				±1	μΑ	
Floating-State Output			8		рF	
Capacitance ¹						
Isense OVERRANGE						Isensex OVERRANGE are push-pull outputs
Output High Voltage	Vон			$V_{\text{DRIVE}} - 0.2$	V	$I_{SOURCE} = 200 \mu A$ for push-pull outputs
Output Low Voltage	Vol			0.2	V	$I_{SINK} = 200 \mu A$ for push-pull outputs
Overrange Setpoint ¹		V _{FS}	V _{FS} × 1.2		mV	$V_{FS} = \pm V_{REF} ADC/12.5$
POWER REQUIREMENTS						
VPP1, VPP2		AV _{DD}		59.4	V	
AV _{DD}		4.5		5.5	V	
DAC OUTV+ xx		4.5		16.5	V	
VDRIVE		2.7		5.5	V	
I _{DD}			5.3	7.5	mA	AV _{DD} + V _{DRIVE} ; DAC outputs unloaded
DAC OUTV+ xx, I _{DD}			0.6	1.2	mA	At midscale output voltage, DAC outputs unloaded
Power Dissipation			70	110	mW	
Power-Down						
IDD			4.4	5.5	mA	AV _{DD} and V _{DRIVE} ; ADC, DACs, and temperature sensor powered down
DAC OUTV+ x, I _{DD}			35	60	μΑ	
Power Dissipation				70	mW	

¹ Guaranteed by design and characterization; not production tested.

TIMING CHARACTERISTICS

l²C Serial Interface

 $AV_{DD} = 4.5$ V to 5.5 V, AGND1 to AGND7 = DGND = 0 V, internal or external 2.5 V reference; $V_{DRIVE} = 2.7$ V to 5.5 V; $V_{PP}x = AV_{DD}$ to 59.4 V; DAC OUTV+ AB and DAC OUTV+ CD = 4.5 V to 16.5 V; OFFSET IN x is floating, therefore, DAC output span = 0 V to 5 V; $T_A = -40^{\circ}$ C to +105°C, unless otherwise noted.

I ubic Ii

Parameter ¹	Limit at T _{MIN} , T _{MAX}	Unit	Symbol	Description
f _{scl}	400	kHz max		SCL clock frequency
t1	2.5	µs min		SCL cycle time
t ₂	0.6	µs min	t HIGH	SCL high time
t ₃	1.3	µs min	t _{LOW}	SCL low time
t 4	0.6	µs min	thd,sta	Start/repeated start condition hold time
t₅	100	ns min	tsu,dat	Data setup time
t ₆	0.9	µs max	thd,dat	Data hold time
	0	µs min	thd,dat	Data hold time
t7	0.6	µs min	tsu,sta	Setup time for repeated start
t ₈	0.6	µs min	tsu,sto	Stop condition setup time
t9	1.3	µs min	t _{BUF}	Bus free time between a stop and a start condition
t_{10}^{2}	300	ns max	t _R	Rise time of SCL and SDA when receiving
	0	ns min	t _R	Rise time of SCL and SDA when receiving (CMOS compatible)
t_{11}^2	300	ns max	t _F	Fall time of SDA when transmitting
	$20 \times (V_{DRIVE}/5.5 V)$	ns min	tF	Fall time of SCL and SDA when transmitting
	0	ns min	t _F	Fall time of SDA when receiving (CMOS compatible)
	300	ns max	tF	Fall time of SCL and SDA when receiving
C _b ³	400	pF max		Capacitive load for each bus line

¹ See Figure 2.

 $^2\,t_R$ and \tilde{t}_F are measured between 0.3 V_{DD} and 0.7 $V_{DD}.$

 $^{\scriptscriptstyle 3}$ C $_{\scriptscriptstyle b}$ is the total capacitance in pF of one bus line.

Timing and Circuit Diagrams



Figure 2. I²C-Compatible Serial Interface Timing Diagram



Figure 3. Load Circuit for Digital Output

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.¹

Table 5.

Parameter	Rating
VPPX to AGND	–0.3 V to +65 V
AV _{DD} to AGND	–0.3 V to +7 V
DAC OUTV+ AB to AGND	–0.3 V to +17 V
DAC OUTV+ CD to AGND	–0.3 V to +17 V
VDRIVE to OPGND	–0.3 V to +7 V
Digital Inputs to OPGND	-0.3 V to V _{DRIVE} + 0.3 V
RESET to OPGND	–0.3 V to +7 V
SDA/SCL to OPGND	–0.3 V to +7 V
Digital Outputs to OPGND	-0.3 V to V _{DRIVE} + 0.3 V
RS(+)/RS(-) to V _{PP} x	$V_{\text{PP}}x-0.3$ V to $V_{\text{PP}}x+0.3$ V
REFOUT/REFIN ADC to AGND	-0.3 V to AV _{DD} + 0.3 V
REF _{OUT} /REF _{IN} DAC to AGND	$-0.3V$ to AV_{DD} + 0.3 V
OPGND to AGND	–0.3 V to +0.3 V
OPGND to DGND	–0.3 V to +0.3 V
AGND to DGND	–0.3 V to +0.3 V
V _{OUT} x to AGND	-0.3 V to DAC OUTV+ xx + 0.3 V
Analog Inputs to AGND	-0.3 V to AV _{DD} + 0.3 V
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature (T _{J MAX})	150°C
ESD, Human Body Model	1 kV
Reflow Soldering Peak	260°C
Temperature	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

To conform with IPC-2221 industrial standards, it is advisable to use conformal coating on the high voltage pins.

THERMAL RESISTANCE

Table 6. Thermal Resistance

Package Type	θ」Α	οıc	Unit
64-Lead TQFP	54	16	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ Transient currents of up to 100 mA do not cause SCR latch-up.

AD7294-2





Figure 4. Pin Configuration

Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Description
2, 61	RS2(-), RS1(-)	Connection for External Shunt Resistor.
3, 60	RS2(+), RS1(+)	Connection for External Shunt Resistor.
1, 4, 5, 8, 16, 17, 25, 32, 33, 57 59, 64	NC	This pin has no internal connection.
14	FACTORY TEST	Factory Test Pin. To maintain pin compatibility with the AD7294, this pin can tolerate being connected to voltages of up to 5.5 V.
56	AV _{DD}	Analog Supply Pin. The operating range is 4.5 V to 5.5 V. This pin provides the supply voltage for all the analog circuitry on the AD7294-2. This supply should be decoupled to AGND with one 10 μ F tantalum capacitor and a 0.1 μ F ceramic capacitor.
6, 7, 13, 24, 34, 55, 58	AGND1 to AGND7	Analog Ground. Ground reference point for all analog circuitry on the AD7294-2. Refer all analog input signals and any external reference signal to this AGND voltage. Connect all seven of these AGND pins to the AGND plane of the system. Note that AGND5 is a DAC ground reference point and should be used as a star ground for circuitry being driven by the DAC outputs. Ideally, the AGND and DGND voltages should be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
9, 12	D2(–), D1(–)	Temperature Sensor Analog Inputs. These pins are connected to the external temperature sensing transistor. See Figure 43 and Figure 44.
10, 11	D2(+), D1(+)	Temperature Sensor Analog Inputs. These pins are connected to the external temperature sensing transistor. See Figure 43 and Figure 44.
15	REF _{OUT} /REF _{IN} DAC	DAC Reference Output/Input Pin. The REF _{OUT} /REF _{IN} DAC pin is common to all four DAC channels. On power-up, the default configuration of this pin is as an external reference (REF _{IN}). Enable the internal reference by writing to the power-down register; see Table 27. Decoupling capacitors (220 nF recommended) are connected to this pin to decouple the reference buffer. If the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. A maximum external reference voltage of AV _{DD} – 2 V can be supplied to the REF _{OUT} portion of the REF _{OUT} /REF _{IN} DAC pin.

Data Sheet

Pin No.	Mnemonic	Description		
18, 23, 26, 31	OFFSET IN A to OFFSET IN D	DAC Analog Offset Input Pins. These pins set the desired output range for each DAC channel. The DACs have an output voltage span of 5 V, which can be shifted from 0 V to 5 V to a maximum output voltage of 10 V to 15 V by supplying an offset voltage to these pins. These pins can be left floating, in which case decouple them to AGND with a 100 nF capacitor.		
19, 22, 27, 30	VoutA to VoutD	Buffered Analog DAC Outputs for Channel A to Channel D. Each DAC analog output is driven from an output amplifier that can be offset using the OFFSET IN x pin. The DAC has a maximum output voltage span of 5 V that can be level shifted to a maximum output voltage level of 15 V. Each output is capable of sourcing and sinking 10 mA and driving a 10 nF load.		
20, 29	DAC OUT GND AB, DAC OUT GND CD	Analog Ground. Analog ground pins for the DAC output amplifiers on Vout A and Vout B, and Vout C and Vout D, respectively.		
21, 28	DAC OUTV+ AB, DAC OUTV+ CD	Analog Supply. Analog supply pins for the DAC output amplifiers on V _{OUT} A and V _{OUT} B, and V _{OUT} C and V _{OUT} D, respectively. The operating range is 4.5 V to 16.5 V.		
35	ALERT/BUSY	Digital Output. Selectable as an alert or busy output function in the configuration register. This is an open-drain output. An external pull-up resistor is required.		
		When configured as an alert, this pin acts as an out-of-range indicator and becomes active when the conversion result violates the DATA _{HIGH} or DATA _{LOW} register values. See the Alert Status Registers section.		
		When configured as a busy output, this pin becomes active when a conversion is in progress.		
38, 37, 36	AS0, AS1, AS2	Digital Logic Inputs. Together, the logic state of these inputs selects a unique I ² C address for the AD7294-2. See Table 34 for more information.		
39	SDA	Digital Input/Output. Serial bus bidirectional data; external pull-up resistor required.		
40	SCL	Serial I ² C Bus Clock. The data transfer rate in I ² C mode is compatible with both 100 kHz and 400 kHz operating modes. Open-drain input; external pull-up resistor required.		
41	OPGND	Dedicated Ground Pin for I ² C Interface.		
42	V _{DRIVE}	Logic Power Supply. The voltage supplied at this pin determines at what voltage the interface operates. Decouple this pin to DGND. The voltage range on this pin is 2.7 V to 5.5 V; it may be different from the voltage level at AV_{DD} but should never exceed it by more than 0.3 V. To set the input and output thresholds, connect this pin to the supply to which the I^2C bus is pulled.		
43, 47, 48	DGND	Digital Ground. This pin is the ground for all digital circuitry.		
44	RESET	Reset. Taking RESET low performs a reset of the I ² C interface logic. The logic input threshold of the pin is set by V _{DRIVE} (Pin 42). To maintain pin compatibility with the AD7294, this pin can tolerate being connected to voltages of up to 5.5 V.		
46, 45	Isense1 OVERRANGE, Isense2 OVERRANGE	Fault Comparator Outputs. These pins connect to the high-side current sense amplifiers.		
49, 50, 51, 52	V_{IN} 3 to V_{IN} 0	Uncommitted ADC Analog Inputs. These pins are programmable as four single-ended channels or two true differential analog input channel pairs. See Table 2 and Table 10 for more information.		
53	REF _{OUT} /REF _{IN} ADC	ADC Reference Output/Input Pin. The REF _{OUT} /REF _{IN} ADC pin provides the reference source for the ADC. On power-up, the default configuration of this pin is as an external reference (REF _{IN}). Enable the internal reference by writing to the power-down register (see Table 27). Connect decoupling capacitors (220 nF recommended) to this pin to decouple the reference buffer. If the output is buffered, the on-chip reference can be taken from this pin and applied externally to the rest of a system. A maximum external reference voltage of 2.5 V can be supplied to the REF _{OUT} portion of this pin.		
54	DCAP	External Decoupling Capacitor Input for Internal Temperature Sensor. Decouple this pin to AGND using a 0.1 μ F capacitor. In normal operation, the voltage is typically 1.25 V.		
62, 63	V _{PP} 1, V _{PP} 2	Current Sensor Supply Pins. Power supply pins for the high-side current sense amplifiers. The operating range is from AV _{DD} to 59.4 V. Decouple these supplies to AGND. Refer to the Current Sense Filtering section for more information about using these pins.		

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Signal-to-Noise Ratio, Single-Ended Input, VREF Range



Figure 6. Signal-to-Noise Ratio, Single-Ended Input, $2 \times V_{REF}$ Range



Figure 7. Signal-to-Noise Ratio, Differential Input, VREF Range



Figure 8. Signal-to-Noise Ratio, Differential Input, $2 \times V_{REF}$ Range





Figure 10. ADC DNL, Single-Ended Input, VREF Range

Data Sheet

1.00 $AV_{DD} = 5V, V_{DRIVE} = 5V$ 2 × V_{REF} RANGE 0.75 0.50 0.25 INL (LSB) 0 -0.25 -0.50 -0.75 -1.00 10936-111 0 500 1000 1500 2000 2500 3000 3500 4095 CODE

Figure 11. ADC INL, Single-Ended Input, $2 \times V_{REF}$ Range











Figure 14. ADC INL, Differential Input, VREF Range





Figure 16. ADC DNL, Differential Input, $2 \times V_{REF}$ Range

10936-113



Data Sheet



Figure 23. Zoomed-In Settling Time for a 1/4 to 3/4 Output Voltage Step



Figure 24. DAC Sinking Current at Input Code = 0x000, ($V_{OUT} = 0V$)



Figure 25. DAC Sourcing Current at Input Code = 0xFFF, ($V_{OUT} = AV_{DD}$)



Figure 26. DAC Output Voltage vs. Load Current, Input Code = 0x800



Figure 27. Response of Temperature Sensor to a Step Function



Figure 28. Temperature Error vs. Capacitance from Dx(+) to Dx(-)



Figure 29. Temperature Error vs. Series Resistance



Figure 30. Frequency Response of the High-Side Current Sensor



Figure 31. I_{SENSE} Power Supply Rejection Ratio (PSRR) vs. Supply Ripple Frequency Without V_{PP} Supply Decoupling Capacitors for a 500 mV Ripple

Relative Accuracy

A measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function.

Differential Nonlinearity (DNL)

The difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of ± 1 LSB maximum ensures monotonicity. This DAC is guaranteed monotonic by design.

Zero Code Error

A measure of the output error when zero code (0x0000) is loaded to the DAC register. Ideally, the output should be 0 V. The zero code error is always positive in the AD7294-2 because the output of the DAC cannot go below 0 V. Zero code error is expressed in mV.

Full-Scale Error

A measure of the output error when full-scale code (0xFFFF) is loaded to the DAC register. Ideally, the output should be V_{DD} – 1 LSB. Full-scale error is expressed in mV.

Gain Error

A measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from ideal, expressed as a percent of the full-scale range (% FSR).

Gain Error Drift

A measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range)/°C.

ADC TERMINOLOGY

Signal-to-Noise-and-Distortion Ratio (SINAD)

The measured ratio of signal-to-noise and distortion at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization

noise. The theoretical signal-to-noise-and-distortion ratio for an ideal N-bit converter with a sine wave input is given by

Signal-to-Noise-and-Distortion = (6.02 N + 1.76) dB

Thus, the SINAD is 74 dB for an ideal 12-bit converter.

Total Harmonic Distortion (THD)

The ratio of the rms sum of harmonics to the fundamental. For the AD7294-2, THD is defined as

$$THD(dB) = 20\log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 , V_5 , and V_6 are the rms amplitudes of the second through sixth harmonics.

Integral Nonlinearity (INL)

The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition.

Differential Nonlinearity (DNL)

The difference between the measured change and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

The deviation of the first code transition (00...000) to (00...001) from the ideal—that is, AGND + 1 LSB.

Offset Error Match

The difference in offset error between any two channels.

Gain Error

The deviation of the last code transition (111 ... 110 to 111 ... 111) from the ideal (that is, $\text{REF}_{\text{IN}} - 1$ LSB) after the offset error has been adjusted out.

Gain Error Match

The difference in gain error between any two channels.

THEORY OF OPERATION ADC OVERVIEW

The AD7294-2 provides the user with a 9-channel multiplexer, an on-chip track-and-hold, and a successive approximation ADC based on four capacitive DACs. The analog input range for the part can be selected as a 0 V to V_{REF} input or a 2 × V_{REF} input, configured with either single-ended or differential analog inputs. An on-chip 2.5 V reference can be disabled when an external reference is preferred. If the internal ADC reference is to be used elsewhere in a system, the output must first be buffered.

The various monitored and uncommitted input signals are multiplexed into the ADC. The AD7294-2 has four uncommitted analog input channels, $V_{\rm IN}0$ to $V_{\rm IN}3$. These four channels allow single-ended, differential, and pseudo differential mode measurements of various system signals.

ADC TRANSFER FUNCTIONS

The designed code transitions occur at successive integer LSB values (1 LSB, 2 LSB, and so on). In single-ended mode, the LSB size is $V_{REF}/4096$ when the 0 V to V_{REF} range is used, and $2 \times V_{REF}/4096$ when the 0 V to $2 \times V_{REF}$ range is used. The ideal transfer characteristic for the ADC, when outputting straight binary coding, is shown in Figure 32.



Figure 32. Single-Ended Transfer Characteristics

In differential mode, the LSB size is $2 \times V_{REF}/4096$ when the 0 V to V_{REF} range is used, and $4 \times V_{REF}/4096$ when the 0 V to $2 \times V_{REF}$ range is used. The ideal transfer characteristic for the ADC, when outputting twos complement coding, is shown in Figure 33 (with the $2 \times V_{REF}$ range).





For $V_{\rm IN}0$ to $V_{\rm IN}3$ in single-ended mode, the output code is straight binary, where

$$V_{IN} = 0$$
 V, $D_{OUT} = x000$, $V_{IN} = V_{REF} - 1$ LSB, and $D_{OUT} = 0xFFF$

In differential mode, the code is twos complement, where

 $V_{\rm IN^+} - V_{\rm IN^-}$ = 0 V, and $D_{\rm OUT}$ = 0x00

$$\label{eq:VIN+} \begin{split} V_{IN+} - V_{IN-} &= V_{REF} - 1 \text{ LSB, and } D_{OUT} = 00x7FF \\ V_{IN+} - V_{IN-} &= -V_{REF} \text{, and } D_{OUT} = 0x800 \end{split}$$

Channel 5 and Channel 6 (current sensor inputs) are twos complement, where

 $V_{\rm IN^+} - V_{\rm IN^-}$ = 0 mV, and $D_{\rm OUT}$ = 0x000

 $V_{\rm IN^+}-V_{\rm IN^-}$ = $V_{\rm REF}/12.5-1$ LSB, and $D_{\rm OUT}$ = 0x7FF

 $V_{\rm IN^+}-V_{\rm IN^-}$ = $-V_{\rm REF}/12.5,$ and $D_{\rm OUT}$ = 0x800

Channel 7 to Channel 9 (temperature sensor inputs) are twos complement with the LSB equal to 0.25°C, where

$$\begin{split} T_{\rm IN} &= 0^{\circ}C, \mbox{ and } D_{\rm OUT} = 0x000 \\ T_{\rm IN} &= +255.75^{\circ}C, \mbox{ and } D_{\rm OUT} = 0x7FF \\ T_{\rm IN} &= -256^{\circ}C, \mbox{ and } D_{\rm OUT} = 0x800 \end{split}$$

ANALOG INPUTS

The AD7294-2 has four analog inputs, $V_{IN}3$ to $V_{IN}0$. Depending on the configuration register setup, they can be configured as two single-ended inputs, two pseudo differential channels, or two fully differential channels (see the Register Settings section).

Single-Ended Mode

The AD7294-2 can have four single-ended analog input channels. In applications where the signal source has high impedance, it is recommended that the analog input be buffered before it is applied to the ADC. The analog input range can be programmed to either of the following modes: 0 V to V_{REF} or 0 V to $2 \times V_{REF}$. In $2 \times V_{REF}$ mode, the input is effectively divided by 2 before the conversion takes place. Note that the voltage, with respect to GND on the ADC analog input pins, cannot exceed AV_{DD} .

If the analog input signal to be sampled is bipolar, the internal reference of the ADC can be used to externally bias up this signal so that it is correctly formatted for the ADC. Figure 34 shows a typical connection diagram when operating the ADC in single-ended mode.



Figure 34. Single-Ended Mode Connection Diagram

Differential Mode

The AD7294-2 can have two differential analog input pairs. Differential signals have some benefits over single-ended signals, including noise immunity based on the common-mode rejection of the device and improvements in distortion performance. Figure 35 defines the fully differential analog input of the AD7294-2.



The amplitude of the differential signal is the difference between the signals applied to $V_{\rm IN+}$ and $V_{\rm IN-}$ in each differential pair $(V_{\rm IN+}-V_{\rm IN-})$. The resulting converted data is stored in twos complement format in the result register.

Simultaneously drive $V_{\rm IN}0$ and $V_{\rm IN}1$ by two signals, each of amplitude $V_{\rm REF}$ (or $2\times V_{\rm REF}$, depending on the range chosen), that are 180° out of phase.

Assuming that the 0 V to V_{REF} range is selected, the amplitude of the differential signal is, therefore, $-V_{REF}$ to $+V_{REF}$ peak-to-peak (2 × V_{REF}), regardless of the common-mode voltage (V_{CM}).

The common-mode voltage is the average of the two signals.

 $(V_{IN+} + V_{IN-})/2$

The common-mode voltage is, therefore, the voltage on which the two inputs are centered.

The result is that the span of each input is $V_{CM} \pm V_{REF}/2$. This common-mode voltage must be set up externally, and its range varies with the reference value, V_{REF} . As the value of V_{REF} increases, the common-mode range decreases. When driving the inputs with an amplifier, the actual common-mode range is determined by the output voltage swing of the amplifier.

The common-mode voltage must be within this common-mode range to guarantee the functionality of the AD7294-2.

When a conversion takes place, the common-mode voltage is rejected, resulting in a virtually noise-free signal of amplitude $-V_{REF}$ to $+V_{REF}$, corresponding to the digital output codes of -2048 to +2047 in twos complement format.

If the $2 \times V_{REF}$ range is used, the input signal amplitude extends from $-2 \times V_{REF}$ ($V_{IN+} = 0$ V, $V_{IN-} = V_{REF}$) to $+2 \times V_{REF}$ ($V_{IN-} = 0$ V, $V_{IN+} = V_{REF}$).

Driving Differential Inputs

The differential modes that are available on $V_{IN}0$ to $V_{IN}3$ (see Table 10) require that V_{IN+} and V_{IN-} be driven simultaneously with two equal signals that are 180° out of phase. The common-mode voltage on which the analog input is centered must be set up externally. The common-mode range is determined by V_{REF} , the power supply, and the particular amplifier used to drive the analog inputs. Differential modes of operation with either an ac or dc input provide the best THD performance over a wide frequency range. Because not all applications have a signal that is preconditioned for differential operation, there is often a need to perform a single-ended-to-differential conversion.

Using an Op Amp Pair

An op amp pair can be used to directly couple a differential signal to one of the analog input pairs of the AD7294-2. The circuit configuration that is illustrated in Figure 38 shows how a dual op amp can be used to convert a single-ended bipolar signal into a differential unipolar input signal.

The voltage applied to Point A sets up the common-mode voltage. As shown in Figure 38, Point A connects to the reference, but any value in the common-mode range can be the input at Point A to set up the common-mode voltage. The AD8022 is a suitable dual op amp that can be used in this configuration to provide differential drive to the AD7294-2.

AD7294-2

Care is required when choosing the op amp because the selection depends on the required power supply and system performance objectives. The driver circuit in Figure 38 is optimized for dc coupling applications that require best distortion performance.

The differential op amp driver circuit shown in Figure 38 is configured to convert and level shift a single-ended, ground referenced (bipolar) signal to a differential signal that is centered at the V_{REF} level of the ADC.

Pseudo Differential Mode

The four uncommitted analog input channels can be configured as two pseudo differential pairs. Two uncommitted inputs, $V_{IN}0$ and $V_{IN}1$, are a pseudo differential pair, as are $V_{IN}2$ and $V_{IN}3$. In this mode, V_{IN+} is connected to the signal source, which can have a maximum amplitude of V_{REF} (or $2 \times V_{REF}$, depending on the range that is chosen) to make use of the full dynamic range of the part. A dc input is applied to V_{IN-} . The voltage applied to this input provides an offset from ground or a pseudo ground for the V_{IN+} input. The channel specified as V_{IN+} is determined by the ADC channel allocation. The differential mode must be selected to operate in the pseudo differential mode. The resulting converted pseudo differential data is stored in twos complement format in the result register.

For $V_{\rm IN} 0,$ the governing equation for the pseudo differential mode is

$$V_{OUT} = 2(V_{IN+} - V_{IN-}) - V_{REF_ADO}$$

where V_{IN+} is the single-ended signal and V_{IN-} is a dc voltage.

The benefit of pseudo differential inputs is that they separate the analog input signal ground from the ADC ground, allowing dc common-mode voltages to be cancelled.

Figure 36 shows the typical voltage range for $V_{\rm IN^-}$ while in pseudo differential mode, and Figure 37 shows a connection diagram for pseudo differential mode.



Figure 36. V_{IN-} Input Range vs. V_{REF} in Pseudo Differential Mode



Figure 37. Pseudo Differential Mode Connection Diagram

CURRENT SENSOR

Two bidirectional high-side current sense amplifiers are provided that can accurately amplify differential current shunt voltages in the presence of high common-mode voltages from $AV_{\rm DD}$ up to 59.4 V. Each amplifier can accept a ±200 mV differential input. Both current sense amplifiers have a fixed gain of 12.5 and use an internal 2.5 V reference.

An analog comparator is also provided with each amplifier for fault detection. The threshold is defined as

 $1.2 \times Full$ -Scale Voltage Range



Figure 38. Dual Op Amp Circuit to Convert a Single-Ended Bipolar Signal into a Differential Unipolar Signal Rev. 0 | Page 20 of 44

Data Sheet

When this limit is reached, the output is latched onto a dedicated pin. This output remains high until the latch is cleared by writing to the appropriate register.



Figure 39. High-Side Current Sense

The AD7294-2 current sense comprises two main blocks: a differential and an instrumentation amplifier. A load current flowing through the external shunt resistor produces a voltage at the input terminals of the AD7294-2. Resistors R1 and R2 connect the input terminals to the differential amplifier (A1). A1 nulls the voltage that appears across its own input terminals by adjusting the current through R1 and R2 with Transistors Q1 and Q2. Common-mode feedback maintains the sum of these currents at approximately 50 μ A. When the input signal to the AD7294-2 is zero, the currents in R1 and R2 are equal. When the differential signal is nonzero, the current increases through one of the resistors and decreases in the other. The current difference is proportional to the size and polarity of the input signal.

The differential currents through Q1 and Q2 are converted into a differential voltage by R3 and R4. A2 is configured as an instrumentation amplifier, buffering this voltage and providing additional gain. Therefore, for an input voltage of ± 200 mV at the pins, an output span of ± 2.5 V is generated.

The current sensors on the AD7294-2 are designed to remove any flicker noise and offset that are present in the sensed signal. This is achieved by using a chopping technique that is transparent to the user. The V_{SENSE} signal is first converted by the AD7294-2, the analog inputs to the amplifiers are then swapped, and the differential voltage is once again converted by the AD7294-2.

The two conversion results enable the digital removal of any offset or noise. Switches on the amplifier inputs enable this chopping technique to be implemented. The process typically requires 6 μ s, in total, to return a final result.

Choosing R_{SENSE}

The resistor values used in conjunction with the current sense amplifiers are determined by the specific application requirements in terms of voltage, current, and power. Small resistors minimize power dissipation, have low inductance to prevent any induced voltage spikes, and provide good tolerance, which reduces current variations. The final values chosen are a compromise between low power dissipation and good accuracy. Low value resistors have less power dissipated in them, but higher value resistors may be required to use the full input range of the ADC, thus achieving maximum SNR performance.

When the sense current is known, the voltage range of the AD7294-2 current sensor (200 mV) is divided by the maximum sense current to yield a suitable shunt value. If the power dissipation in the shunt resistor is too large, the size of the shunt resistor can be reduced; in this case, less of the ADC input range is used. Using less of the ADC input range produces conversion results that are more susceptible to noise and offset errors because offset errors are fixed and are, thus, more significant when smaller input ranges are used.

R_{SENSE} must be able to dissipate the I²R losses. If the power dissipation rating of the resistor is exceeded, its value may drift or the resistor may be damaged, resulting in an open circuit. This open circuit can cause a differential voltage across the terminals of the AD7294-2 in excess of the absolute maximum ratings. Additional protection is afforded to the current sensors on the AD7294-2 by the recommended current limiting resistors, RF1 and RF2, as shown in Figure 40. The AD7294-2 can handle a maximum continuous current of 30 mA; thus, an RF2 of 1 k Ω provides adequate protection for the AD7294-2.

If I_{SENSE} has a large high frequency component, take care to choose a resistor with low inductance. Low inductance metal film resistors are best suited for these applications.

Current Sense Filtering

In some applications, it may be desirable to use external filtering to reduce the input bandwidth of the amplifier (see Figure 40). The -3 dB differential bandwidth of this filter is equal to

$$BW_{DM} = 1/(4 \times \pi \times RC)$$

Note that the maximum series resistance on the RS(+) and RS(-) inputs (see Figure 39) is limited to a maximum of 1 k Ω due to back-to-back ESD protection diodes from RS(+) and RS(-) to V_{PPX}. Also, note that if RF1 and RF2 are in series with R1 and R2 (see Figure 39), the gain of the amplifier is affected. Any mismatch between RF1 and RF2 can introduce an offset error.



Figure 40. Current Sense Filtering (RSx Can Be Either RS1 or RS2)

For certain RF applications, the optimum value for RF1 and RF2 is 1 k Ω , whereas CF can range from 1 μ F to 10 μ F. There is an additional decoupling capacitor for the V_{PPX} supply. Its value is application dependent, but for initial evaluation, values in the range of 1 nF to 100 nF are recommended.

Data Sheet

Kelvin Sense Resistor Connection

When using a low value sense resistor for high current measurement, the problem of parasitic series resistance can arise. The lead resistance can be a substantial fraction of the rated resistance, making the total resistance a function of lead length. Avoid this problem by using a Kelvin sense connection. This type of connection separates the current path through the resistor and the voltage drop across the resistor. Figure 41 shows the correct way to connect the sense resistor between the RS(+) and RS(-) pins of the AD7294-2.



ANALOG COMPARATOR LOOP

The AD7294-2 contains two setpoint comparators that are used for independent analog control. This circuitry enables users to quickly detect if the sensed voltage across the shunt resistor has increased above the preset ($V_{REF} \times 1.2$)/12.5. If this increase occurs, the I_{SENSEX} OVERRANGE pin is set to a high logic level, enabling appropriate action to be taken to prevent any damage to the external circuitry.

The setpoint threshold level is fixed internally in the AD7294-2, and the current sense amplifier saturates above this level. The comparator is also triggered if a voltage of less than AV_{DD} is applied to the R_{SENSE} resistor or the V_{PPX} pin.

TEMPERATURE SENSOR

The AD7294-2 contains one local and two remote temperature sensors. The temperature sensors continuously monitor the three temperature inputs, and new readings are automatically available every 5 ms.

The on-chip, band gap temperature sensor measures the temperature of the system. Diodes are used in conjunction with the two remote temperature sensors to monitor the temperature of other critical board components.

The temperature sensor module on the AD7294-2 is based on the three-current principle (see Figure 42), where three currents are passed through a diode and the forward voltage drop is measured at each diode, allowing the temperature to be calculated free of errors caused by series resistance.



Figure 42. Internal and Remote Temperature Sensors

Each input integrates, in turn, over a period of several hundred microseconds (μ s). This integration takes place continuously in the background, leaving the user free to perform conversions on the other channels. When the integration is complete, a signal passes to the control logic to initiate a conversion automatically. If the ADC is in command mode, the temperature conversion is performed as soon as the next conversion is completed. In autocycle mode, the conversion is inserted into an appropriate place in the current sequence (see the Register Settings section for further details. If the ADC is idle, the conversion takes place immediately.

Three registers store the result of the last conversion on each temperature channel; these can be read at any time. In addition, in command mode, one or both of the two external channel registers can be read out as part of the output sequence.

Remote Sensing Diode

The AD7294-2 is designed to work with discrete transistors, 2N3904 and 2N3906. If an alternative transistor is used, the AD7294-2 operates as specified, provided that the conditions explained in the following sections are adhered to.

Ideality Factor

The ideality factor of the transistor, n_f , is a measure of the deviation of the thermal diode from ideal behavior. The AD7294-2 is trimmed for an n_f value of 1.008. Use the following equation to calculate the error introduced at a Temperature T (°C) when using a transistor whose n_f does not equal 1.008:

$$\Delta T = (n_f - 1.008) \times (273.15 \text{ K} + T)$$

To factor in this error, the user can write the ΔT value to the offset register. The AD7294-2 automatically adds it to, or subtracts it from, the temperature measurement.

Base Emitter Voltage

The AD7294-2 operates as specified if the base emitter voltage is greater than 0.25 V at 8 μA at the highest operating temperature, and less than 0.95 V at 128 μA for the lowest operating temperature.

h_{FE} Variation

Use a transistor with little variation in h_{FE} (~50 to 150). Little variation in h_{FE} indicates tight control of the V_{BE} characteristics.

For RF applications, the use of high Q capacitors, functioning as a filter, protects the integrity of the measurement. Connect these capacitors, such as Johanson Technology 10 pF, high Q capacitors, Reference Code 500R07S100JV4T, between the base and the emitter, as close to the external device as possible. However, large capacitances affect the accuracy of the temperature measurement; thus, the recommended maximum capacitor value is 100 pF. In most cases, a capacitor is not required; the selection of any capacitor is dependent on the noise frequency level.



Figure 43. Measuring Temperature Using an NPN Transistor



Figure 44. Measuring Temperature Using a PNP Transistor

Series Resistance Cancellation

The AD7294-2 is designed to automatically cancel out the effect of parasitic, base, and collector resistance on the temperature reading. This feature provides a more accurate result, without the need for any user characterization of the parasitic resistance. The AD7294-2 can compensate for up to 10 k Ω in a process that is transparent to the user.

DAC OPERATION

The AD7294-2 contains four 12-bit DACs that provide digital control with 12 bits of resolution and a 2.5 V internal reference. The DAC core is a thin film 12-bit string DAC with a 5 V output span and an output buffer that can drive the high voltage output stage. The DAC has a span of 0 V to 5 V with a 2.5 V reference input. The output range of the DAC, which is controlled by the offset input, can be positioned from 0 V to 15 V.

Resistor String

The resistor string structure is shown in Figure 45. It consists of a string of 2^n resistors, each of Value R. The code loaded to the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string

to the amplifier. This architecture is inherently monotonic, voltage out, and low glitch. It is also linear because all of the resistors are of equal value.



Output Amplifiers

The purpose of Op Amp A1 is to buffer the DAC output range from 0 V to V_{REF} . A second amplifier, Op Amp A2, is configured such that when an offset is applied to OFFSET IN x, its output voltage is 3× the offset voltage minus 2× the DAC voltage.

 $V_{OUT} = 3 \times V_{OFFSET} - 2 \times V_{DAC}$

The DAC word is digitally inverted on chip such that

$$V_{OUT} = 3 \times V_{OFFSET} + 2 \times (V_{DAC} - V_{REF})$$

and $V_{DAC} = \left[V_{REF} \times \left(\frac{D}{2^n} \right) \right]$

where:

 V_{DAC} is the output of the DAC before digital inversion. D is the decimal equivalent of the binary code that is loaded to the DAC register.

n is the bit resolution of the DAC.

An example of the offset function is given in Table 8.

Table 8. Offset Voltage Function Example

<u> </u>				
Offset				
Voltage (V)	Vout with 0x000 (V)	Vout with 0xFFF (LSB)		
1.67	0	5 V – 1		
3.33	5	10 V – 1		
5.00	10	15 V – 1		

The user has the option of leaving the offset pin open, in which case the voltage on the noninverting input of Op Amp A2 is set by the resistor divider, giving

$$V_{OUT} = 2 \times V_{DAC}$$

This configuration generates the 5 V output span from a 2.5 V reference. Digitally inverting the DAC allows the circuit to operate as a generic DAC when no offset is applied. If the offset pin is not driven, it is best practice to place a 100 nF capacitor between the pin and ground to improve both the settling time and the noise performance of the DAC.

Note that a significant amount of power can be dissipated in the DAC outputs.

ADC AND DAC REFERENCE

The AD7294-2 has two independent, internal, high performance 2.5 V references, one for the ADC and the other for the four on-chip DACs. If the application requires an external reference, it can be applied to the REF_{OUT}/REF_{IN} DAC pin and/or to the REF_{OUT}/REF_{IN} ADC pin. Buffer the internal reference before it is used by external circuitry. Decouple both the REF_{OUT}/REF_{IN} DAC pin and the REF_{OUT}/REF_{IN} ADC pin to AGND, using a 220 nF capacitor. On power-up, the AD7294-2 is configured for use with an external reference. To enable the internal references, write a zero to both the D4 and D5 bits in the power-down register (see the Register Settings section). Both the ADC and DAC references require a minimum of 60 µs to power up and settle to 12-bit performance when a 220 nF decoupling capacitor is used.

The AD7294-2 can also operate with an external reference. Suitable reference sources for the AD7294-2 include the AD780, AD1582, ADR431, REF193, and ADR391. In addition, choosing a reference with an output trim adjustment, such as the ADR441, allows a system designer to trim system errors by setting a reference voltage to a voltage other than the nominal.

Long-term drift is a measure of how much the reference drifts over time. A reference with a low long-term drift specification ensures that the overall solution remains stable during its entire lifetime. If an external reference is used, select a low temperature coefficient specification to reduce the temperature dependence of the system output voltage on ambient conditions.

VDRIVE FEATURE

The AD7294-2 also has a V_{DRIVE} feature to control the voltage at which the I²C interface operates. The V_{DRIVE} pin is connected to the supply to which the I²C bus is pulled. This pin sets the input and output threshold levels for the digital logic pins and the I_{SENSEX} OVERRANGE pins. The V_{DRIVE} feature allows the AD7294-2 to easily interface to both 3 V and 5 V processors.

For example, if the AD7294-2 is operated with a V_{DD} of 5 V, the V_{DRIVE} pin can be powered from a 3 V supply, allowing a large dynamic range with low voltage digital processors. Thus, the AD7294-2 can be used with the $2 \times V_{REF}$ input range with a V_{DD} of 5 V, yet it remains capable of interfacing to 3 V digital parts. Decouple the V_{DRIVE} pin to DGND with a 100 nF capacitor and a 1 μ F capacitor.