

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Low Cost, Low Power CMOS **General-Purpose Dual Analog Front End**

AD73322L

FEATURES

Two 16-bit A/D converters Two 16-bit D/A converters Programmable input/output sample rates 78 dB ADC SNR 78 dB DAC SNR 64 kHz maximum sample rate

Low group delay (25 µs typ per ADC channel, 50 µs typ per **DAC channel)**

Programmable input/output gain

Flexible serial port allows up to 4 dual codecs to be connected in cascade, giving 8 I/O channels

Single-supply operation (2.7 V to 3.3 V)

50 mW typ power consumption at 3.0 V

Temperature range: -40°C to +105°C

On-chip reference

-90 dB crosstalk

28-lead SOIC, TSSOP, and 44-lead LQFP packages

APPLICATIONS

General-purpose analog I/O Speech processing **Cordless and personal communications Telephony** Active control of sound and vibration **Data communications** Wireless local loop

GENERAL DESCRIPTION

The AD73322L is a dual front-end processor for generalpurpose applications, including speech and telephony. It features two 16-bit A/D conversion channels and two 16-bit D/A conversion channels. Each channel provides 78 dB signalto-noise ratio over a voice-band signal bandwidth. It also features an input-to-output gain network in both the analog and digital domains. This is featured on both codecs and can be used for impedance matching or scaling when interfacing to subscriber line interface circuits (SLICs).

The AD73322L is particularly suitable for a variety of applications in the speech and telephony area, including low bit rate, high quality compression, speech enhancement, recognition, and synthesis. The low group delay characteristic of the part makes it suitable for single or multichannel active control applications.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The A/D and D/A conversion channels feature programmable input/output gains with ranges of 38 dB and 21 dB, respectively. An on-chip reference voltage allows single-supply operation.

The sampling rate of the codecs is programmable with four separate settings offering 64 kHz, 32 kHz, 16 kHz, and 8 kHz sampling rates (from a master clock of 16.384 MHz).

A serial port (SPORT) allows easy interfacing of single or cascaded devices to industry-standard DSP engines. The SPORT transfer rate is programmable to allow interfacing to both fast and slow DSP engines.

The AD73322L is available in 28-lead SOIC, 28-lead TSSOP, and 44-lead LQFP packages.

Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

AD73322L* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖵

View a parametric search of comparable parts.

DOCUMENTATION

Application Notes

- AN-211: The Alexander Current-Feedback Audio Power Amplifier
- AN-327: DAC ICs: How Many Bits Is Enough?

Data Sheet

 AD73322L: Low Cost, Low Power CMOS General Purpose Dual Analog Front End Data Sheet

REFERENCE MATERIALS \Box

Technical Articles

 Benchmarking Integrated Audio: Why CPU Usage Alone No Longer Predicts User Experience

DESIGN RESOURCES 🖵

- · AD73322L Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

DISCUSSIONS 🖳

View all AD73322L EngineerZone Discussions.

SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

TABLE OF CONTENTS

Specifications4	Sample Rate I
Current Summary6	DAC Advance
Signal Ranges	Control Regis
Timing Characteristics	Control Regis
Timing Diagrams 8	Control Regis
Absolute Maximum Ratings9	Control Regis
ESD Caution9	Control Regis
Pin Configurations and Function Descriptions10	Control Regis
Terminology	Control Regis
Abbreviations	Control Regis
Typical Performance Characteristics and Functional Block	Operation
Diagram	Resetting the
Functional Descriptions	Power Manag
Encoder Channels14	Operating Mo
Programmable Gain Amplifier14	Program (Co
ADC14	Data Mode
Analog Sigma-Delta Modulator14	Mixed Progra
Decimation Filter	Digital Loop-
ADC Coding	SPORT Loop
Decoder Channel	Analog Loop-
DAC Coding16	Interfacing
Interpolation Filter	Cascade Oper
Analog Smoothing Filter and PGA16	Performance
Differential Output Amplifiers	Encoder Secti
Voltage Reference	Encoder Grou
Analog and Digital Gain Taps17	Decoder Sect
Digital Gain Tap18	On-Chip Filte
Serial Port (SPORT)	Decoder Gro
SPORT Overview	Design Conside
SPORT Register Maps19	Analog Input
Master Clock Divider	Interfacing to
Serial Clock Rate Divider19	0

Sample Rate Divider
DAC Advance Register
Control Register A
Control Register B
Control Register C
Control Register D
Control Register E
Control Register F
Control Register G
Control Register H
peration
Resetting the AD73322L
Power Management
Operating Modes
Program (Control) Mode
Data Mode
Mixed Program/Data Mode
Digital Loop-Back Mode
SPORT Loop-Back Mode
Analog Loop-Back Mode
nterfacing
Cascade Operation
erformance29
Encoder Section
Encoder Group Delay
Decoder Section
On-Chip Filtering31
Decoder Group Delay31
Design Considerations
Analog Inputs
Interfacing to an Electret Microphone

Mixed-Mode Operation37
Interrupts
Initialization
Running the AD73322L with ADCs or DACs in Power-Down
DAC Timing Control Example40
Configuring an AD73322L to Operate in Data Mode41
Configuring an AD73322L to Operate in Mixed Mode43
Outline Dimensions46
Ordering Guide47

SPECIFICATIONS

 $AVDD = 3~V~\pm~10\%; DVDD = 3~V~\pm~10\%; DGND = AGND = 0~V, f_{DMCLK} = 16.384~MHz, f_{SAMP} = 8~kHz; T_A = T_{MIN}~to~T_{MAX}, unless otherwise noted.$

Operating temperature range as follows: A grade, $T_{MIN} = -40$ °C, $T_{MAX} = +85$ °C; Y grade, $T_{MIN} = -40$ °C, $T_{MAX} = +105$ °C.

Table 1.

	Aa	A and Y Versions					
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments		
REFERENCE							
REFCAP							
Absolute Voltage, VREFCAP	1.08	1.2	1.32	V			
REFCAPTC		50		ppm/°C	0.1 μF capacitor required from REFCAP to AGND2		
REFOUT							
Typical Output Impedance		130		Ω			
Absolute Voltage, VREFOUT	1.08	1.2	1.32	V	Unloaded		
Minimum Load Resistance		1		kΩ			
Maximum Load Capacitance		100		pF			
INPUT AMPLIFIER							
Offset		±1.0		mV			
Maximum Output Swing		1.578		V	Max output swing = $(1.578/1.2) \times VREFCAP$		
Feedback Resistance		50		kΩ	$f_C = 32 \text{ kHz}$		
Feedback Capacitance		100		pF			
ANALOG GAIN TAP							
Gain at Maximum Setting		+1					
Gain at Minimum Setting		-1					
Gain Resolution		5		Bits	Gain step size = 0.0625		
Gain Accuracy		±1.0		%	Output unloaded		
Settling Time		1.0		μs	Tap gain change of –FS to +FS		
Delay		0.5		μs			
ADC SPECIFICATIONS					DAC unloaded		
Maximum Input Range at VIN1,2		1.578		V p-p	Measured differentially		
, ,		-2.85		dBm	Max input = $(1.578/1.2) \times VREFCAP$		
Nominal Reference Level at VIN		1.0954		V p-p	Measured differentially		
(0 dBm0)		-6.02		dBm	,		
Absolute Gain							
PGA = 0 dB	-2.0	-0.7	+0.5	dB	1.0 kHz, 0 dBm0		
Gain Tracking Error		±0.1		dB	1.0 kHz, +3 dBm0 to -50 dBm0		
Signal-to-Noise and Distortion					Refer to Figure 9		
PGA = 0 dB	70	78		dB	300 Hz to 3400 Hz; f _{SAMP} = 8 kHz, PUIA = 0		
		79		dB	300 Hz to 3400 Hz; f _{SAMP} = 8 kHz, PUIA = 1		
		77.5		dB	0 Hz to $f_{SAMP}/2$; $f_{SAMP} = 8 \text{ kHz}$		
Total Harmonic Distortion							
PGA = 0 dB		-86	-75	dB	300 Hz to 3400 Hz; f _{SAMP} = 8 kHz		
Intermodulation Distortion		-61	-	dB	PGA = 0 dB		
Idle Channel Noise Crosstalk		-72		dBm0	PGA = 0 dB		
ADC-to-DAC		-107		dB	ADC input signal level: 1.0 kHz, 0 dBm0		
					DAC input at idle		
ADC-to-ADC		-92		dB	ADC1 input signal level: 1.0 kHz, 0 dBm0		
					ADC2 input at idle; input amplifiers bypassed		
		-93		dB	Input amplifiers included in input channel		
DC Offset	-20	0	+20	mV	PGA = 0 dB		
Power Supply Rejection Ratio		-65		dB	Input signal level at AVDD and DVDD pins:		
,					1.0 kHz, 100 mV p-p sine wave		

		nd Y Version	S		
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
Group Delay ^{3, 4}		25		μs	
Input Resistance at PGA ^{1,3,5}		20		kΩ	Input amplifiers bypassed
DIGITAL GAIN TAP					
Gain at Maximum Setting		1			
Gain at Minimum Setting		-1			
Gain Resolution		16		Bits	Tested to 5 MSB of settings
Delay		25		μs	Includes DAC delay
Settling Time		100		μs	Tap gain change from –FS to +FS; includes DAC settling time
DAC SPECIFICATIONS					DAC unloaded
Maximum Voltage Output Swing ¹					27.0 404404
Single-Ended		1.578		V p-p	PGA = 6 dB
Single Ended		-2.85		dBm	Max output = $(1.578/1.2) \times VREFCAP$
Differential		3.156		V p-p	PGA = 6 dB
Differential		3.136		dBm	Max output = $2 \times (1.578/1.2) \times VREFCAP$
Nominal Voltage Output Swing (0 dP~0)		3.17		ubiii	Wax Output = 2 x (1.3/6/1.2) x VNEFCAP
Nominal Voltage Output Swing (0 dBm0)		1.0054		Vnn	PGA = 6 dB
Single-Ended		1.0954		V p-p	rua = 0 ub
D:# I		-6.02		dBm	DCA CID
Differential		2.1909		V p-p	PGA = 6 dB
		0		dBm	
Output Bias Voltage		1.2		V	REFOUT unloaded
Absolute Gain	-1.75	-0.6	+0.75	dB	1.0 kHz, 0 dBm0; unloaded
Gain Tracking Error		±0.1		dB	1.0 kHz, +3 dBm0 to -50 dBm0
Signal-to-Noise and Distortion at 0 dBm0					Refer to Figure 10
PGA = 0 dB	72	78.5		dB	300 Hz to 3400 Hz; f _{SAMP} = 8 kHz
Total Harmonic Distortion at 0 dBm0					
PGA = 0 dB		-89	-75	dB	300 Hz to 3400 Hz; f _{SAMP} = 8 kHz
Intermodulation Distortion		-77		dB	PGA = 0 dB
Idle Channel Noise Crosstalk		-81		dBm0	PGA = 0 dB
DAC-to-ADC		-73		dB	ADC input signal level: AGND; DAC output signal level: 1.0 kHz, 0 dBm0 Input amplifiers bypassed
		-74		dB	Input amplifiers included in input channel
DAC-to-DAC		-102		dB	DAC1 output signal level: AGND; DAC2 Output signal level: 1.0 kHz, 0 dBm0
Power Supply Rejection		-65		dB	Input signal level at AVDD and DVDD pins: 1.0 kHz, 100 mV p-p sine wave
Group Delay ^{3, 4}		25		μs	Interpolator bypassed
,		50		μs	
Output DC Offset ^{1,6}	-50	+5	+60	mV	
Minimum Load Resistance, R _L ^{1, 7}		-			
Single-Ended ³		150		Ω	
Differential		150		Ω	
Maximum Load Capacitance, C _L ^{1,7}					
Single-Ended		500		pF	
Differential		100		pF	
FREQUENCY RESPONSE		100		Pi	
(ADC and DAC) ⁸ Typical Output					
Frequency (Normalized to FS)					
0		0		dB	
-	1	-0.1		dB	

	A and	A and Y Versions			
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
0.0625		-0.25		dB	
0.125		-0.6		dB	
0.1875		-1.4		dB	
0.25		-2.8		dB	
0.3125		- 4.5		dB	
0.375		-7.0		dB	
0.4375		-9.5		dB	
> 0.5		<-12.5		dB	
LOGIC INPUTS					
V _{INH} , Input High Voltage	DVDD - 0.8		DVDD	V	
V _{INL} , Input Low Voltage	0		8.0	V	
I _H , Input Current	-10		+10	μΑ	
C _{IN} , Input Capacitance			10	рF	
LOGIC OUTPUT					
V _{OH} , Output High Voltage	DVDD - 0.4		DVDD	V	IOUT ≤100 μA
Vol., Output Low Voltage	0		0.4	V	IOUT ≤100 μA
Three-State Leakage Current	-10		+10	μΑ	
POWER SUPPLIES					
AVDD1, AVDD2	2.7		3.3	V	
	2.7		3.3	V	
DVDD I _{DD} 9					See Table 2

¹ Test conditions: input PGA set for 0 dB gain, output PGA set for 6 dB gain, no load on analog outputs (unless otherwise noted). ² At input to sigma-delta modulator of ADC.

CURRENT SUMMARY

AVDD = DVDD = 3.3 V. These values are in mA and are typical values unless otherwise noted.

Table 2.

	Analog	Digital	Total	Total			
Conditions	Current	Current	Current (Typ)	Current (Max)	SE	MCLK ON	Comments
ADCs on only	3.4	6.3	9.7	12	1	YES	REFOUT disabled
DACs on only	8.8	6.5	15.3	20	1	YES	REFOUT disabled
ADCs and DACs on	11.6	7.0	18.6	23	1	YES	REFOUT disabled
ADCs and DACs and Input amps on	13.8	7.0	20.8	26	1	YES	REFOUT disabled
ADCs and DACs and AGT on	13.2	7.0	20.2	26	1	YES	REFOUT disabled
All sections on	17.2	7.0	24.2	31	1	YES	
REFCAP on only	0.65	0	0.67	1.25	0	NO	REFOUT disabled
REFCAP and REFOUT On only	2.56	0	2.57	4.5	0	NO	
All sections off	0	1.25	1.25	1.8	0	YES	MCLK active levels equal to 0 V and DVDD
All sections off	0 μΑ	12.5 μΑ	12.7 μΑ	40 μΑ	0	NO	Digital inputs static and Equal to 0 V or DVDD

³ Guaranteed by design.

⁴ Overall group delay is affected by the sample rate and the external digital filtering.

 $^{^5}$ The ADC's input impedance is inversely proportional to DMCLK and is approximated by (3/3 \times 10 11)/DMCLK. 6 Between VOUTP1 and VOUTN1 or between VOUTP2 and VOUTN2.

⁷ At VOUT output.

⁸ Frequency responses of ADC and DAC measured with input at audio reference level (the input level that produces an output level of –10 dBm0), with 38 dB preamplifier bypassed and input gain of 0 dB.

Test conditions: no load on digital inputs, analog inputs ac-coupled to ground, no load on analog outputs.

SIGNAL RANGES

Table 3.

Mnemoic	Description	Range	_
VREFCAP		1.2 V ± 10%	_
VREFOUT		1.2 V ± 10%	
ADC	Maximum input range at V _{IN}	1.578 V p-p	
	Nominal reference level	1.0954 V p-p	
DAC	Maximum voltage output swing		
	Single-Ended	1.578 V p-p	
	Differential	3.156 V p-p	
	Nominal voltage output swing		
	Single-Ended	1.0954 V p-p	
	Differential	2.1909 V p-p	
	Output bias voltage	VREFOUT	

TIMING CHARACTERISTICS

 $AVDD = 3~V \pm 10\%; DVDD = 3~V \pm 10\%; AGND = DGND = 0~V; T_A = T_{MIN}~to~T_{MAX}, unless otherwise~noted.$

Table 4.

Parameter	Limit at $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$	Unit	Description
Clock Signals			See Figure 2
t ₁	61	ns min	MCLK period
t_2	24.4	ns min	MCLK width high
t ₃	24.4	ns min	MCLK width low
Serial Port			See Figure 4 and Figure 5
t ₄	t ₁	ns min	SCLK period
t ₅	$0.4 \times t_1$	ns min	SCLK width high
t ₆	$0.4 \times t_1$	ns min	SCLK width low
t ₇	20	ns min	SDI/SDIFS setup before SCLK low
t ₈	0	ns min	SDI/SDIFS hold after SCLK low
t ₉	10	ns max	SDOFS delay from SCLK high
t ₁₀	10	ns min	SDOFS hold after SCLK high
t ₁₁	10	ns min	SDO hold after SCLK high
t ₁₂	10	ns max	SDO delay from SCLK high
t ₁₃	30	ns max	SCLK delay from MCLK

TIMING DIAGRAMS




Figure 2. MCLK Timing




Figure 3. Load Circuit for Timing Specifications




Figure 4. SCLK Timing




Figure 5. Serial Port (SPORT)

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C unless otherwise noted.

Table 5.

Table 3.	
Parameters	Ratings
AVDD, DVDD to GND	-0.3 V to +4.6 V
AGND to DGND	−0.3 V to +0.3 V
Digital I/O Voltage to DGND	-0.3 V to (DVDD + 0.3 V)
Analog I/O Voltage to AGND	-0.3 V to (AVDD + 0.3 V)
Operating Temperature Range	
Industrial (A Version)	-40°C to +85°C
Extended (Y Version)	-40°C to +105°C
Storage Temperature Range	−65°C to +150°C
Maximum Junction Temperature	150°C
SOIC, θ_{JA} Thermal Impedance	71.4°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
LQFP, θ_{JA} Thermal Impedance	53.2°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
TSSOP, θ_{JA} Thermal Impedance	97.9°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the uman body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 6. 28-Lead Wide Body

Figure 7. 28-Lead Thin Shrink




Figure 8. 44-Lead Plastic Thin Quad Flatpack

Table 6. Pin Function Descriptions

14010 011111	Tunction Descriptions
Mnemonic	Function
VINP1	Analog Input to the inverting input amplifier on Channel 1's positive input.
VFBP1	Feedback Connection from the output of the inverting amplifier on Channel 1's positive input. When the input amplifiers are bypassed, this pin allows direct access to the positive input of Channel 1's sigma-delta modulator.
VINN1	Analog Input to the inverting input amplifier on Channel 1's negative input.
VFBN1	Feedback connection from the output of the inverting amplifier on Channel 1's negative input. When the input amplifiers are bypassed, this pin allows direct access to the negative input of Channel 1's sigma-delta modulator.
REFOUT	Buffered Reference Output, which has a nominal value of 1.2 V.
REFCAP	A bypass capacitor to AGND2 of 0.1 μF is required for the on-chip reference. The capacitor should be fixed to this pin.
AVDD2	Analog Power Supply Connection.
AGND2	Analog Ground/Substrate Connection2.
DGND	Digital Ground/Substrate Connection.
DVDD	Digital Power Supply Connection.
RESET	Active Low Reset Signal. This input resets the entire chip, resetting the control registers and clearing the digital circuitry.

Mnemonic	Function
SCLK	Serial Clock Output. This rate determines the serial transfer rate to/from the codec. It is used to clock data or control information to and from the serial port (SPORT). The frequency of SCLK is equal to the frequency of the master clock (MCLK) divided by an integer number—this integer number being the product of the external master clock rate divider and the serial clock rate divider.
MCLK	Master Clock Input. MCLK is driven from an external clock signal.
SDO	Serial Data Output. Both data and control information may be output on this pin and are clocked on the positive edge of SCLK. SDO is in three-state when no information is being transmitted and when SE is low.
SDOFS	Framing Signal Output for SDO Serial Transfers. The frame sync is one bit wide and is active one SCLK period before the first bit (MSB) of each output word. SDOFS is referenced to the positive edge of SCLK. SDOFS is in three-state when SE is low.
SDIFS	Framing Signal Input for SDI Serial Transfers. The frame sync is one bit wide and is valid one SCLK period before the first bit (MSB) of each input word. SDIFS is sampled on the negative edge of SCLK and is ignored when SE is low.
SDI	Serial Data Input. Both data and control information may be input on this pin and are clocked on the negative edge of SCLK. SDI is ignored when SE is low.
SE	SPORT Enable. Asynchronous input enable pin for the SPORT. When SE is set low by the DSP, the output pins of the SPORT are three-stated and the input pins are ignored. SCLK is also disabled internally in order to decrease power dissipation. When SE is brought high, the control and data registers of the SPORT are at their original values (before SE was brought low); however, the timing counters and other internal registers are at their reset values.
AGND1	Analog Ground/Substrate Connection.
AVDD1	Analog Power Supply Connection.
VOUTP2	Analog Output from the Positive Terminal of Output Channel 2.
VOUTN2	Analog Output from the Negative Terminal of Output Channel 2.
VOUTP1	Analog Output from the Positive Terminal of Output Channel 1.
VOUTN1	Analog Output from the Negative Terminal of Output Channel 1.
VINP2	Analog Input to the inverting input amplifier on Channel 2's positive input.
VFBP2	Feedback connection from the output of the inverting amplifier on Channel 2's positive input. When the input amplifiers are bypassed, this pin allows direct access to the positive input of Channel 2's sigma-delta modulator.
VINN2	Analog Input to the inverting input amplifier on Channel 2's negative input.
VFBN2	Feedback connection from the output of the inverting amplifier on Channel 2's negative input. When the input amplifiers are bypassed, this pin allows direct access to the negative input of Channel 2's sigma-delta modulator.

TERMINOLOGY

Absolute Gain

A measure of converter gain for a known signal. Absolute gain is measured (differentially) with a 1 kHz sine wave at 0 dBm0 for the DAC and with a 1 kHz sine wave at 0 dBm0 for the ADC. The absolute gain specification is used for gain tracking error specification.

Crosstalk

Crosstalk is due to coupling of signals from a given channel to an adjacent channel. It is defined as the ratio of the amplitude of the coupled signal to the amplitude of the input signal. Crosstalk is expressed in dB.

Gain Tracking Error

Measures changes in converter output for different signal levels relative to an absolute signal level. The absolute signal level is 0 dBm0 (equal to absolute gain) at 1 kHz for the DAC and 0 dBm0 (equal to absolute gain) at 1 kHz for the ADC. Gain tracking error at 0 dBm0 (ADC) and 0 dBm0 (DAC) is 0 dB by definition.

Group Delay

The derivative of radian phase with respect to radian frequency, $d\phi(f)/df$. Group delay is a measure of the average delay of a system as a function of frequency. A linear system with a constant group delay has a linear phase response. The deviation of group delay from a constant indicates the degree of nonlinear phase response of the system.

Idle Channel Noise

The total signal energy measured at the output of the device when the input is grounded (measured in the frequency range 300 Hz to 3400 Hz).

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities creates distortion products at sum and difference frequencies of mfa \pm nfb where m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for which neither m nor n is equal to zero. For final testing, the second-order terms include (fa + fb) and (fa – fb), while the third-order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb).

Power Supply Rejection

Measures the susceptibility of a device to noise on the power supply. Power supply rejection is measured by modulating the power supply with a sine wave and measuring the noise at the output (relative to 0 dB).

Sample Rate

The rate at which the ADC updates its output register and the DAC updates its output from its input register. The sample rate can be chosen from a list of four that are fixed relative to the DMCLK. Sample rate is set by programming bits DIR0-1 in Control Register B of each channel.

SNR + THD

Signal-to-noise ratio plus harmonic distortion is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components in the frequency range 300 Hz to 3400 Hz, including harmonics but excluding dc.

ABBREVIATIONS

Table 7.

Abbreviation	Definition
ADC	Analog-to-digital converter.
AFE	Analog front end.
AGT	Analog gain tap.
ALB	Analog loop-back.
BW	Bandwidth.
CRx	A control register where x is a placeholder for an alphabetic character (A to H). There are eight read/write control registers on the AD73322L— CRA through CRH.
CRx:n	A bit position, where n is a placeholder for a numeric character (0 to 7), within a control register, where x is a placeholder for an alphabetic character (A to E). Position 7 represents the MSB and Position 0 represents the LSB.
DAC	Digital-to-analog converter.
DGT	Digital gain tap.
DLB	Digital loop-back.
DMCLK	Device (internal) master clock. This is the internal master clock resulting from the external master clock (MCLK) being divided by the on-chip master clock divider.
FS	Full scale.
FSLB	Frame sync loop-back—where the SDOFS of the final device in a cascade is connected to the RFS and TFS of the DSP and the SDIFS of first device in the cascade. Data input and output occur simultaneously. In the case of nonFSLB, SDOFS and SDO are connected to the Rx port of the DSP while SDIFS and SDI are connected to the Tx port.
PGA	Programmable gain amplifier.
SC	Switched capacitor.
SLB	SPORT loop-back.
SNR	Signal-to-noise ratio.
SPORT	Serial port.
THD	Total harmonic distortion.
VBW	Voice bandwidth.

TYPICAL PERFORMANCE CHARACTERISTICS AND FUNCTIONAL BLOCK DIAGRAM




Figure 9. S/N(N = D) vs. V_{IN} (ADC @ 3 V) over Voice Bandwidth (300 Hz to 3.4 kHz)




Figure 10. S/N(N = D) vs. V_{IN} (DAC @ 3 V) over Voice Bandwidth (300 Hz to 3.4 kHz)




Figure 11. Functional Block Diagram

FUNCTIONAL DESCRIPTIONS

ENCODER CHANNELS

Both encoder channels consist of a pair of inverting op amps with feedback connections that can be bypassed if required, a switched capacitor PGA and a sigma-delta analog-to-digital converter (ADC). An on-board digital filter, which forms part of the sigma-delta ADC, also performs critical system-level filtering. Due to the high level of oversampling, the input antialias requirements are reduced such that a simple single-pole RC stage is sufficient to give adequate attenuation in the band of interest.

PROGRAMMABLE GAIN AMPLIFIER

Each encoder section's analog front end comprises a switched capacitor PGA, which also forms part of the sigma-delta modulator. The SC sampling frequency is DMCLK/8. The PGA, whose programmable gain settings are shown in Table 8, may be used to increase the signal level applied to the ADC from low output sources such as microphones, and can be used to avoid placing external amplifiers in the circuit. The input signal level to the sigma-delta modulator should not exceed the maximum input voltage permitted.

The PGA gain is set by bits IGS0, IGS1, and IGS2 (CRD:0-2) in control register D.

Table 8. PGA Settings for the Encoder Channel

	8									
IGS2	IGS1	IGS0	Gain (dB)							
0	0	0	0							
0	0	1	6							
0	1	0	12							
0	1	1	18							
1	0	0	20							
1	0	1	26							
1	1	0	32							
1	1	1	38							

ADC

Both ADCs consist of an analog sigma-delta modulator and a digital antialiasing decimation filter. The sigma-delta modulator noise-shapes the signal and produces 1-bit samples at a DMCLK/8 rate. This bit stream, representing the analog input signal, is input to the antialiasing decimation filter. The decimation filter reduces the sample rate and increases the resolution.

ANALOG SIGMA-DELTA MODULATOR

The AD73322L's input channels employ a sigma-delta conversion technique, which provides a high resolution 16-bit output with system filtering being implemented on-chip.

Sigma-delta converters employ a technique known as oversampling, where the sampling rate is many times the

highest frequency of interest. In the case of the AD73322L, the initial sampling rate of the sigma-delta modulator is DMCLK/8. The main effect of oversampling is that the quantization noise is spread over a very wide bandwidth, up to $F_s/2 = DMCLK/16$ (Figure 13). This means that the noise in the band of interest is much reduced. Another complementary feature of sigma-delta converters is the use of a technique called noise-shaping. This technique has the effect of pushing the noise from the band of interest to an out-of-band position (Figure 14). The combination of these techniques, followed by the application of a digital filter, sufficiently reduces the noise in band to ensure good dynamic performance from the part (Figure 15).




Figure 12. Sigma-Delta Noise Reduction

Figure 13 through Figure 16 show the various stages of filtering that are employed in a typical AD73322L application. Figure 13 shows the transfer function of the external analog antialias filter. Even though it is a single RC pole, its cutoff frequency is sufficiently far away from the initial sampling frequency (DMCLK/8) that it takes care of any signals that could be aliased by the sampling frequency. This also shows the major difference between the initial oversampling rate and the bandwidth of interest. In Figure 14, the signal and noise-shaping responses of the sigma-delta modulator are shown. The signal response provides further rejection of any high frequency signals, while the noise-shaping pushes the inherent quantization noise to an out-of-band position. The detail of

Figure 15 shows the response of the digital decimation filter (sinc-cubed response) with nulls every multiple of DMCLK/256 corresponding to the decimation filter update rate for a 64 kHz sampling. The nulls of the Sinc3 response correspond with multiples of the chosen sampling frequency. The final detail in Figure 16 shows the application of a final antialias filter in the DSP engine. This has the advantage of being implemented according to the user's requirements and available MIPS. The filtering in Figure 13 through Figure 16 is implemented in the AD73322L.

Figure 13 to Figure 16 show ADC frequency responses.




Figure 13. Analog Antialias Filter Transfer Function




Figure 14. Analog Sigma-Delta Modulator Transfer Function




Figure 15. Digital Decimator Transfer Function




Figure 16. Final Filter (HPF) Transfer Function

DECIMATION FILTER

The digital filter used in the AD73322L carries out two important functions. First, it removes the out-of-band quantization noise, which is shaped by the analog modulator and second, it decimates the high frequency bit stream to a lower rate, 16-bit word.

The antialiasing decimation filter is a sinc-cubed digital filter that reduces the sampling rate from DMCLK/8 to DMCLK/256, and increases the resolution from a single bit to 15 bits or greater (depending on chosen sampling rate). Its Z transform is given as

$$[(1-Z^{-N})/(1-Z^{-1})]^3$$

where N is set by the sampling rate

(N = 32 @ 64 kHz sampling N = 256 @ 8 kHz sampling)

Thus, when the sampling rate is 64 kHz, a minimal group delay of 25 μs can be achieved.

Word growth in the decimator is determined by the sampling rate. At 64 kHz sampling, where the oversampling ratio (OSR) between sigma-delta modulator and decimator output equals 32, there are five bits per stage of the three-stage Sinc3 filter. Due to symmetry within the sigma-delta modulator, the LSB is always a zero; therefore, the 16-bit ADC output word has 2 LSBs equal to zero, one due to the sigma-delta symmetry and the other being a padding zero to make up the 16-bit word. At lower sampling rates, decimator word growth is greater than the 16-bit sample word, therefore truncation occurs in transferring the decimator output as the ADC word. For example, at 8 kHz sampling, word growth reaches 24 bits due to the OSR of 256 between the sigma-delta modulator and decimator output. This yields 8 bits per stage of the three-stage sinc3 filter.

ADC CODING

The ADC coding scheme is in twos complement format, as shown in Figure 17). The output words are formed by the decimation filter, which grows the word length from the single bit output of the sigma-delta modulator to a word length of up to 24 bits (depending on decimation rate chosen), which is the final output of the ADC block. In data mode this value is truncated to 16 bits for output on the serial data output (SDO) pin.




Figure 17. ADC Transfer Function

In mixed control/data mode, the resolution is fixed at 15 bits, with the MSB of the 16-bit transfer being used as a flag bit to indicate either control or data in the frame.

DECODER CHANNEL

The decoder channels consist of digital interpolators, digital sigma-delta modulators, single bit digital-to-analog converters (DAC), analog smoothing filters and programmable gain amplifiers with differential outputs.

DAC CODING

The DAC coding scheme is in twos complement format with 0x7FFF being full-scale positive and 0x8000 being full-scale negative.

INTERPOLATION FILTER

The anti-imaging interpolation filter is a sinc-cubed digital filter that up-samples the 16-bit input words from the input sample rate to a rate of DMCLK/8, while filtering to attenuate images produced by the interpolation process. Its Z transform is given as

$$[(1-Z^{-N})/(1-Z^{-1})]^3$$

where *N* is determined by the sampling rate $(N = 32 @ 64 \text{ kHz} \dots N = 256 @ 8 \text{ kHz})$

The DAC receives 16-bit samples from the host DSP processor at the programmed sample rate of DMCLK/N. If the host processor fails to write a new value to the serial port, the existing (previous) data is read again. The data stream is filtered by the anti-imaging interpolation filter, but there is an option to bypass the interpolator for the minimum group delay configuration by setting the IBYP bit (CRE:5) of Control Register E. The interpolation filter has the same characteristics as the ADC's antialiasing decimation filter.

The output of the interpolation filter is fed to the DAC's digital sigma-delta modulator, which converts the 16-bit data to 1-bit samples at a rate of DMCLK/8. The modulator noise-shapes the signal so that errors inherent to the process are minimized in the pass band of the converter. The bit-stream output of the sigma-delta modulator is fed to the single bit DAC where it is converted to an analog voltage.

ANALOG SMOOTHING FILTER AND PGA

The output of the single bit DAC is sampled at DMCLK/8, therefore it is necessary to filter the output to reconstruct the low frequency signal. The decoder's analog smoothing filter consists of a continuous-time filter preceded by a third-order switched-capacitor filter. The continuous-time filter forms part of the output programmable gain amplifier (PGA).

The PGA can be used to adjust the output signal level from -15 dB to +6 dB in 3 dB steps, as shown in Table 9. The PGA gain is set by bits OGS0, OGS1, and OGS2 (CRD:4-6) in Control Register D.

Table 9. PGA Settings for the Decoder Channel

OGS2	OGS1	OGS0	Gain (dB)
0	0	0	+6
0	0	1	+3
0	1	0	0
0	1	1	-3
1	0	0	-6
1	0	1	-9
1	1	0	-12
1	1	1	-15

DIFFERENTIAL OUTPUT AMPLIFIERS

The decoder has a differential analog output pair (VOUTP and VOUTN). The output channel can be muted by setting the MUTE bit (CRD:7) in Control Register D. The output signal is dc-biased to the codec's on-chip voltage reference.

VOLTAGE REFERENCE

The AD73322L reference, REFCAP, is a band gap reference that provides a low noise, temperature-compensated reference to the DAC and ADC. A buffered version of the reference is also made available on the REFOUT pin, and can be used to bias other external analog circuitry. The reference has a default nominal value of 1.2 V.

The reference output (REFOUT) can be enabled for biasing external circuitry by setting the RU bit (CRC:6) of CRC.




Figure 18. Analog Input/Output Section




Figure 19. SPORT Block Diagram

ANALOG AND DIGITAL GAIN TAPS

The AD73322L features analog and digital feedback paths between input and output. The amount of feedback is determined by the gain setting which is programmed in the control registers. This feature can typically be used for balancing the effective impedance between input and output when used in subscriber line interface circuit (SLIC) interfacing.

Analog Gain Tap

The analog gain tap is configured as a programmable differential amplifier whose input is taken from the ADC's input signal path. The output of the analog gain tap is summed with the output of the DAC. The gain is programmable using Control Register F (CRF:0-4) to achieve a gain of –1 to +1 in 32 steps with muting being achieved through a separate control setting (Control Register F Bit 7). The gain increment per step is 0.0625. The AGT is enabled by powering-up the AGT control bit in the power control register (CRC:1). When this bit is set (=1), CRF becomes an AGT control register with CRF:0-4 holding the AGT coefficient, CRF:5 becomes an AGT enable and CRF:7 becomes an AGT mute control bit.

Control bit CRF:5 connects/disconnects the AGT output to the summer block at the output of the DAC section while control bit CRF:7 overrides the gain tap setting with a mute, (zero gain) setting. Table 10 shows the gain vs. digital setting for the AGT. In this table, AGT and DGT weights are given for the case of VFBNx (connected to the sigma-delta modulator's positive input) being at a higher potential than VFBPx (connected to the sigma-delta modulator's negative input).

Table 10. Analog Gain Tap Settings

		rr			
AGTC4	AGTC3	AGTC2	AGTC1	AGTC0	Gain (dB)
0	0	0	0	0	1.00
0	0	0	0	1	0.9375
0	0	0	1	0	0.875
0	0	0	1	1	0.8125
0	0	1	0	0	0.75
0	1	1	1	1	0.0625
1	0	0	0	0	-0.0625
1	1	1	0	1	-0.875
1	1	1	1	0	-0.9375
1	1	1	1	1	-1.00

DIGITAL GAIN TAP

The digital gain tap features a programmable gain block whose input is taken from the bit stream output of the ADC's sigma delta modulator. This single bit input (1 or 0) is used to add or subtract a programmable value, which is the digital gain tap setting, to the output of the DAC section's interpolator. The programmable setting has 16-bit resolution and is programmed using the settings in Control Registers G and H, as shown in Table 11. In this table, AGT and DGT weights are given for the case of VFBNx (connected to the sigma-delta modulator's positive input) being at a higher potential than VFBPx (connected to the sigma-delta modulator's negative input).

Table 11. Digital Gain Tap Settings

DGT15-0 (Hex)	Gain
0x8000	-1.00
0x9000	-0.875
0xA000	-0.75
0xC000	-0.5
0xE000	-0.25
0x0000	0.00
0x2000	+0.25
0x4000	+0.05
0x6000	+0.75
0x7FFF	+0.99999

SERIAL PORT (SPORT)

The codecs communicate with a host processor via the bidirectional synchronous serial port (SPORT), which is compatible with most modern DSPs. The SPORT is used to transmit and receive digital data and control information. The dual codec is implemented using two separate codec blocks that are internally cascaded with serial port access to the input of Codec 1 and the output of Codec 2. This allows other single or dual codec devices to be cascaded together (up to a limit of eight codec units).

In both transmit and receive modes, data is transferred at the serial clock (SCLK) rate with the MSB being transferred first. Due to the fact that the SPORT of each codec block uses a common serial register for serial input and output, communications between an AD73322L codec and a host processor (DSP engine) must always be initiated by the codecs themselves. In this configuration, the codecs are described as being in master mode. This ensures that there is no collision between input data and output samples.

SPORT OVERVIEW

The AD73322L SPORT is a flexible, full-duplex, synchronous serial port having a protocol designed to allow up to four AD73322L devices (or combinations of AD73322L dual codecs and AD73311 single codecs up to eight codec blocks) to be connected, in cascade, to a single DSP via a 6-wire interface. It has a very flexible architecture that can be configured by programming two of the internal control registers in each codec block. The device has three distinct modes of operation: control mode, data mode, and mixed control/data mode.

Note that because each codec has its own SPORT section, the register settings in both SPORTs must be programmed. The registers that control SPORT and sample rate operation (CRA and CRB) must be programmed with the same values, otherwise incorrect operation may occur.

In control mode (CRA:0 = 0), the device's internal configuration can be programmed by writing to the eight internal control registers. In this mode, control information can be written to or read from the codec. In data mode (CRA:0 = 1), (CRA:1 = 0), information sent to the device is used to update the decoder section (DAC), while the encoder section (ADC) data is read from the device. In this mode, only DAC and ADC data are written to or read from the device. Mixed mode (CRA:0 = 1 and CRA:1 = 1) allows the user to choose whether the information being sent to the device contains control information or DAC data. This is achieved by using the MSB of the 16-bit frame as a flag bit. Mixed mode reduces the resolution to 15 bits with the MSB being used to indicate whether the information in the 16-bit frame is control information or DAC/ADC data.

The SPORT features a single 16-bit serial register that is used for both input and output data transfers. As the input and output data must share the same register, some precautions must be observed. The primary precaution is that no information must be written to the SPORT without reference to an output sample event, which is when the serial register is overwritten with the latest ADC sample word. Once the SPORT starts to output the latest ADC word, it is safe for the DSP to write new control or data-words to the codec. In certain configurations, data can be written to the device to coincide with the output sample being shifted out of the serial register — see the Interfacing section. The serial clock rate (CRB:2–3) defines how many 16-bit words can be written to a device before the next output sample event happens.

The SPORT block diagram shown in Figure 19 details the blocks associated with Codecs 1 and 2, including the eight control registers (A–H), external MCLK to internal DMCLK divider, and serial clock divider. The divider rates are controlled by the setting of Control Register B. The AD73322L features a master clock divider that allows users the flexibility of dividing externally available high frequency DSP or CPU clocks to generate a lower frequency master clock internally in the codec, which may be more suitable for either serial transfer or sampling rate requirements. The master clock divider has five divider options (\div 1 default condition, \div 2, \div 3, \div 4, \div 5) that are set by loading the master clock divider field in Register B with the appropriate code (see). Once the internal device master clock (DMCLK) has been set using the master clock divider, the sample rate and serial clock settings are derived from DMCLK.

The SPORT can work at four different serial clock (SCLK) rates chosen from DMCLK, DMCLK/2, DMCLK/4, or DMCLK/8, where DMCLK is the internal or device master clock resulting from the external or pin master clock being divided by the master clock divider.

SPORT REGISTER MAPS

There are two register banks for each codec in the AD73322L, the control register bank and the data register bank. The control register bank consists of eight read/write registers, each eight bits wide. Table 16 shows the control register map for the AD73322L. The first two control registers, CRA and CRB, are reserved for controlling the SPORT. They hold settings for parameters such as serial clock rate, internal master clock rate, sample rate and device count. As both codecs are internally cascaded, registers CRA and CRB on each codec must be programmed with the same setting to ensure correct operation (this is shown in the programming examples).

The other five registers, CRC through CRH, are used to hold control settings for the ADC, DAC, reference, power control, and gain tap sections of the device. It is not necessary for the contents of CRC through CRH on each codec be similar. Control registers are written to on the negative edge of SCLK. The data register bank consists of two, 16-bit registers that are the DAC and ADC registers.

MASTER CLOCK DIVIDER

The AD73322L features a programmable master clock divider that allows the user to reduce an externally available master clock, at pin MCLK, by a ratio of 1, 2, 3, 4, or 5 to produce an internal master clock signal (DMCLK) that is used to calculate the sampling and serial clock rates. The master clock divider is programmable by setting CRB:4-6. Table 12 shows the division ratio corresponding to the various bit settings. The default divider ratio is divide-by-one.

Table 12. DMCLK (Internal) Rate Divider Settings

MCD2	MCD1	MCD0	DMCLK Rate
0	0	0	MCLK
0	0	1	MCLK/2
0	1	0	MCLK/3
0	1	1	MCLK/4
1	0	0	MCLK/5
1	0	1	MCLK
1	1	0	MCLK
1	1	1	MCLK

SERIAL CLOCK RATE DIVIDER

The AD73322L features a programmable serial clock divider that allows users to match the serial clock (SCLK) rate of the data to that of the DSP engine or host processor. The maximum SCLK rate available is DMCLK, and the other available rates are DMCLK/2, DMCLK/4, and DMCLK/8. The slowest rate (DMCLK/8) is the default SCLK rate. The serial clock divider is programmable by setting bits CRB:2–3. Table 13 shows the serial clock rate corresponding to the various bit settings.

Table 13. SCLK Rate Divider Settings

SCD1	SCD0	SCLK Rate
0	0	DMCLK/8
0	1	DMCLK/4
1	0	DMCLK/2
1	1	DMCLK

SAMPLE RATE DIVIDER

The AD73322L features a programmable sample rate divider that allows users flexibility in matching the codec's ADC and DAC sample rates (decimation/interpolation rates) to the needs of the DSP software. The maximum sample rate available is DMCLK/256, which offers the lowest conversion group delay, while the other available rates are DMCLK/512, DMCLK/1024, and DMCLK/2048. The slowest rate (DMCLK/2048) is the default sample rate. The sample rate divider is programmable by setting bits CRB:0-1. Table 14 shows the sample rate corresponding to the various bit settings.

Table 14. Sample Rate Divider Settings

DIR1	DIR0	SCLK Rate
0	0	DMCLK/2048
0	1	DMCLK/1024
1	0	DMCLK/512
1	1	DMCLK/256

DAC ADVANCE REGISTER

The loading of the DAC is internally synchronized with the unloading of the ADC data in each sampling interval. The default DAC load event happens one SCLK cycle before the SDOFS flag is raised by the ADC data being ready. However, this DAC load position can be advanced before this time by modifying the contents of the DAC advance field in Control Register E (CRE:0–4). The field is five bits wide, allowing 31 increments of weight $1/(F_S \times 32)$, as shown in Table 15.

The sample rate, f_S, depends on the setting of both the MCLK divider and the sample rate divider, as shown in Table 12 and Table 14. In certain circumstances this DAC update adjustment can reduce the group delay when the ADC and DAC are used to process data in series. For more information about how the DAC advance register can be used, see the section Configuring an AD73322L to Operate in Mixed Mode.

NOTE: The DAC advance register should not be changed while the DAC section is powered up.

Table 15. DAC Timing Control

DA4	DA3	DA2	DA1	DA0	Time Advance
0	0	0	0	0	0 s
0	0	0	0	1	$1/(F_s \times 32)$ s
0	0	0	1	0	$2/(F_s \times 32)$ s
1	1	1	1	0	$30/(F_5 \times 32)$ s
1	1	1	1	1	31/(F _s × 32) s

Table 16. Control Register Map

Address (Binary)	Name	Description	Туре	Width	Reset Setting (Hex)
000	CRA	Control Register A	R/W	8	0x00
001	CRB	Control Register B	R/W	8	0x00
010	CRC	Control Register C	R/W	8	0x00
011	CRD	Control Register D	R/W	8	0x00
100	CRE	Control Register E	R/W	8	0x00
101	CRF	Control Register F	R/W	8	0x00
110	CRG	Control Register G	R/W	8	0x00
111	CRH	Control Register H	R/W	8	0x00

Table 17. Control Word Description

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C/D	R/W	De	vice Addre	ess	Register Address					Regist	er Data				

Control	Frame	Description
Bit 15	Control/Data	When set high, this bit signifies a control word in program or mixed program/data modes. When set low, it signifies a data-word in mixed program/data mode or an invalid control word in program mode.
Bit 14	Read/Write	When set low, this bit tells the device that the data field is to be written to the register selected by the register field setting, provided the address field is zero. When set high, it tells the device that the selected register is to be written to the data field in the input serial register and that the new control word is to be output from the device via the serial output.
Bits 13 to 11	Device Address	This 3-bit field holds the address information. Only when this field is zero is a device selected. If the address is not zero, it is decremented and the control word is passed out of the device via the serial output.
Bits 10 to 8	Register Address	This 3-bit field is used to select one of the eight control registers on the AD73322L.
Bits 7 to 0	Register Data	This 8-bit field holds the data that is to be written to or read from the selected register provided the address field is zero.

CONTROL REGISTER A

Table 18. Control Register A Description

7	6	5	4	3	2	1	0
RESET	DC2	DC1	DC0	SLB	BLB	MM	DATA/PGM

Bit	Name	Description
0	DATA/PGM	Operating Mode (0 = program; 1 = data mode)
1	MM	Mixed Mode ($0 = off; 1 = enabled$)
2	DLB	Digital Loop-Back Mode (0 = off; 1 = enabled)
3	SLB	SPORT Loop-Back Mode (0 = off; 1 = enabled)
4	DC0	Device Count (Bit 0)
5	DC1	Device Count (Bit 1)
6	DC2	Device Count (Bit 2)
7	RESET	Software Reset (0 = off; 1 = initiates reset)

CONTROL REGISTER B

Table 19. Control Register B Description

7	6	5	4	3	2	1	0
CEE	MCD2	MCD1	MCD0	SCD1	SCD0	DIR1	DIR0

Bit	Name	Description
0	DIR0	Decimation/Interpolation Rate (Bit 0)
1	DIR1	Decimation/Interpolation Rate (Bit 1)
2	SCD0	Serial Clock Divider (Bit 0)
3	SCD1	Serial Clock Divider (Bit 1)
4	MCD0	Master Clock Divider (Bit 0)
5	MCD1	Master Clock Divider (Bit 1)
6	MCD2	Master Clock Divider (Bit 2)
7	CEE	Control Echo Enable (0 = off; 1 = enabled)

CONTROL REGISTER C

Table 20. Control Register C Description

7	6	5	4	3	2	1	0
_	RU	PUREF	PUDAC	PUADC	PUIA	PUAGT	PU

Bit	Name	Description				
0	PU	Power-Up Device (0 = power-down; 1 = power on)				
1	PUAGT	Analog Gain Tap Power (0 = power-down; 1 = power on)				
2	PUIA	Input Amplifier Power (0 = power-down; 1 = power on)				
3	PUADC	ADC Power (0 = power-down; 1 = power on)				
4	PUDAC	DAC Power (0 = power-down; 1 = power on)				
5	PUREF	REF Power (0 = power-down; 1 = power on)				
6	RU	REFOUT Use (0 = disable REFOUT; 1 = enable REFOUT)				
7	<u> </u>	Reserved, must be programmed to 0				

CONTROL REGISTER D

Table 21. Control Register D Description

7	6	5	4	3	2	1	0
MUTE	OGS2	OGS1	OGS0	RMOD	IGS2	IGS1	IGS0

Bit	Name	Description
0	IGS0	Input Gain Select (Bit 0)
1	IGS1	Input Gain Select (Bit 1)
2	IGS2	Input Gain Select (Bit 2)
3	RMOD	Reset ADC Modulator (0 = off; 1 = reset enabled)
4	OGS0	Output Gain Select (Bit 0)
5	OGS1	Output Gain Select (Bit 1)
6	OGS2	Output Gain Select (Bit 2)
7	MUTE	Output Mute (0 = mute off; 1 = mute enabled)

CONTROL REGISTER E

Table 22. Control Register E Description

7	6	5	4	3	2	1	0
_	DGTE	IBYP	DA4	DA3	DA2	DA1	DA0

Bit	Name	Description
0	DA0	DAC Advance Setting (Bit 0)
1	DA1	DAC Advance Setting (Bit 1)
2	DA2	DAC Advance Setting (Bit 2)
3	DA3	DAC Advance Setting (Bit 3)
4	DA4	DAC Advance Setting (Bit 4)
5	IBYP	Interpolator Bypass (0 = bypass disabled; 1 = bypass enabled)
6	DGTE	Digital Gain Tap Enable (0 = disabled; 1 = enabled)
7	 -	Reserved (program to 0)

CONTROL REGISTER F

Table 23. Control Register F Description

7	6	5	4	3	2	1	0
ALB/AGTM	INV	SEEN/AGTE	AGTC4	AGTC3	AGTC2	AGTC1	AGTC0

Bit	Name	Description				
0	AGTC0	nalog Gain Tap Coefficient (Bit 0)				
1	AGTC1	nalog Gain Tap Coefficient (Bit 1)				
2	AGTC2	Analog Gain Tap Coefficient (Bit 2)				
3	AGTC3	Analog Gain Tap Coefficient (Bit 3)				
4	AGTC4	Analog Gain Tap Coefficient (Bit 4)				
5	SEEN/	Single-Ended Enable (0 = disabled; 1 = enabled)				
	AGTE	Analog Gain Tap Enable (0 = disabled; 1 = enabled)				
6	INV	Input Invert (0 = disabled; 1 = enabled)				
7	ALB/	Analog Loopback of Output to Input (0 = disabled; 1 = enabled)				
	AGTM	Analog Gain Tap Mute (0 = off; 1 = muted)				

CONTROL REGISTER G

Table 24. Control Register G Description

7	6	5	4	3	2	1	0
DGTC7	DGTC6	DGTC5	DGTC4	DGTC3	DGTC2	DGTC1	DGTC0

Bit	Name	Description	
0	DGTC0	Digital Gain Tap Coefficient (Bit 0)	
1	DGTC1	Digital Gain Tap Coefficient (Bit 1)	
2	DGTC2	Digital Gain Tap Coefficient (Bit 2)	
3	DGTC3	Digital Gain Tap Coefficient (Bit 3)	
4	DGTC4	Digital Gain Tap Coefficient (Bit 4)	
5	DGTC5	Digital Gain Tap Coefficient (Bit 5)	
6	DGTC6	Digital Gain Tap Coefficient (Bit 6)	
7	DGTC7	Digital Gain Tap Coefficient (Bit 7)	

CONTROL REGISTER H

Table 25. Control Register H Description

7	6	5	4	3	2	1	0
DGTC15	DGTC14	DGTC13	DGTC12	DGTC11	DGTC10	DGTC9	DGTC8

Bit	Name	Description
0	DGTC8	Digital Gain Tap Coefficient (Bit 8)
1	DGTC9	Digital Gain Tap Coefficient (Bit 9)
2	DGTC10	Digital Gain Tap Coefficient (Bit 10)
3	DGTC11	Digital Gain Tap Coefficient (Bit 11)
4	DGTC12	Digital Gain Tap Coefficient (Bit 12)
5	DGTC13	Digital Gain Tap Coefficient (Bit 13)
6	DGTC14	Digital Gain Tap Coefficient (Bit 14)
7	DGTC15	Digital Gain Tap Coefficient (Bit 15)

OPERATION

RESETTING THE AD73322L

The RESET pin resets all the control registers. All registers are reset to zero, indicating that the default SCLK rate (DMCLK/8) and sample rate (DMCLK/2048) are at a minimum to ensure that slow speed DSP engines can communicate effectively. As well as resetting the control registers using the RESET pin, the device can be reset using the RESET bit (CRA:7) in Control Register A. Both hardware and software resets require four DMCLK cycles. On reset, DATA/PGM (CRA:0) is set to 0 (default condition) thus enabling program mode. The reset conditions ensure that the device must be programmed to the correct settings after power-up or reset. Following a reset, the SDOFS is asserted 2048 DMCLK cycles after RESET going high. The data that is output following reset and during program mode is random and contains no valid information until either data or mixed mode is set.

POWER MANAGEMENT

The individual functional blocks of the AD73322L can be enabled separately by programming the Power Control Register CRC. It allows certain sections to be powered down if not required, which adds to the device's flexibility in that the user need not incur the penalty of having to provide power for a certain section if it is not necessary to the design. The power control registers provide individual control settings for the major functional blocks on each codec unit and also a global override that allows all sections to be powered up by setting the bit. Using this method the user could, for example, individually enable a certain section, such as the reference (CRC:5), and disable all others. The global power-up (CRC:0) can be used to enable all sections, but if power-down is required using the global control, the reference is still enabled, in this case, because its individual bit is set. Refer to Table 21 for details of the settings of CRC.

NOTE: As both codec units share a common reference, the reference control bits (CRC:5-7) in each SPORT are wire-ORed to allow either device to control the reference.

OPERATING MODES

There are three main modes of operation available on the AD73322L: program, data, and mixed program/data modes. Two other operating modes are typically reserved as diagnostic modes: digital and SPORT loop-back. The device configuration—register settings—can be changed only in program and mixed program/data modes. In all modes, transfers of information to or from the device occur in 16-bit packets; therefore the DSP engine's SPORT is programmed for 16-bit transfers.

PROGRAM (CONTROL) MODE

In program mode, CRA:0 = 0, the user writes to the control registers to set up the device for desired operation—SPORT operation, cascade length, power management, input/output gain, etc. In this mode, the 16-bit information packet sent to the device by the DSP engine is interpreted as a control word whose format is shown in Table 17. In this mode, the user must address the device to be programmed using the address field of the control word. This field is read by the device and if it is zero (000 bin), the device recognizes the word as being addressed to it. If the address field is not zero, it is then decremented and the control word is passed out of the device—either to the next device in a cascade or back to the DSP engine.

This 3-bit address format allows the user to uniquely address any one of up to eight devices in a cascade; please note that this addressing scheme is valid only in sending control information to the device —a different format is used to send DAC data to the device(s). As the AD73322L is a dual codec, it features two separate device addresses for programming purposes. If the AD73322L is used in a standalone configuration connected to a DSP, the two device addresses correspond to 0 and 1. If the AD73322L is configured in a cascade of multiple, dual, or single codecs (AD73322L or AD73311), its device addresses correspond with its hardwired position in the cascade.

Following reset, when the SE pin is enabled, the codec responds by raising the SDOFS pin to indicate that an output sample event has occurred. Control words can be written to the device to coincide with the data being sent out of the SPORT, as shown in Figure 20, or they can lag the output words by a time interval that should not exceed the sample interval. After reset, output frame sync pulses occur at a slower default sample rate, which is DMCLK/2048, until Control Register B is programmed, after which the SDOFS pulses are set according to the contents of DIR0-1. This allows slow controller devices to establish communication with the AD73322L. During program mode, the data output by the device is random and should not be interpreted as ADC data.




Figure 20. Interface Signal Timing for Control Mode Operation