



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FEATURES

- 8-channel, 24-bit simultaneous sampling ADC**
- Single-ended or true differential inputs**
- PGA per channel (gains of 1, 2, 4, and 8)**
- Low dc input current**
 - ± 4 nA (differential)/ ± 8 nA (single-ended)
- Up to 128 kSPS ODR per channel**
- Programmable ODRs and bandwidth**
- SRC for coherent sampling**
 - Sampling rate resolution up to 15.2×10^{-6} SPS
- Low latency sinc3 and sinc5 filter paths**
- Adjustable phase synchronization**
- Internal 2.5 V reference**
- Two power modes**
 - High resolution mode
 - Low power mode
- Optimizes power dissipation and performance**
- Low resolution SAR ADC for system and chip diagnostics**
- Power supply**
 - Bipolar (± 1.65 V) or unipolar (3.3 V) supplies
 - Digital I/O supply: 1.8 V to 3.6 V
 - Performance temperature range: -40°C to $+105^{\circ}\text{C}$
 - Functional temperature range: -40°C to $+125^{\circ}\text{C}$
- Performance**
 - Combined ac and dc performance
 - 107 dB SNR/dynamic range at 32 kSPS in high resolution mode (sinc5)
 - -109 dB THD
 - ± 8 ppm of FSR INL
 - ± 15 μV offset error
 - $\pm 0.1\%$ FS gain error
 - ± 10 ppm/ $^{\circ}\text{C}$ typical temperature coefficient

APPLICATIONS

- Power quality and measurement applications**
- General-purpose data acquisition**
- Electroencephalography (EEG)**
- Industrial process control**

GENERAL DESCRIPTION

The AD7771¹ is an 8-channel, simultaneous sampling analog-to-digital converter (ADC). Eight full Σ - Δ ADCs are on-chip. The AD7771 provides an ultralow input current to allow direct sensor connection. Each input channel has a programmable gain stage allowing gains of 1, 2, 4, and 8 to map lower amplitude sensor outputs into the full-scale ADC input range, maximizing the dynamic range of the signal chain. The AD7771 accepts a V_{REF}

voltage from 1 V up to 3.6 V. The analog inputs accept unipolar (0 V to V_{REF}) or true bipolar ($\pm V_{\text{REF}}/2$ V) analog input signals with 3.3 V or ± 1.65 V analog supply voltages, respectively. The analog inputs can be configured to accept true differential or single-ended signals to match different sensor output configurations.

Each channel contains an ADC modulator and a sinc3/sinc5, low latency digital filter. A sample rate converter (SRC) is provided to allow fine resolution control over the AD7771 output data rate (ODR). This control can be used in applications where the ODR resolution is required to maintain coherency with 0.01 Hz changes in the line frequency. The SRC is programmable through the serial port interface (SPI). The AD7771 implements two different interfaces: a data output interface and SPI control interface. The ADC data output interface is dedicated to transmitting the ADC conversion results from the AD7771 to the processor. The SPI writes to and reads from the AD7771 configuration registers and for the control and reading of data from the successive approximation register (SAR) ADC. The SPI can also be configured to output the Σ - Δ conversion data.

The AD7771 includes a 12-bit SAR ADC. This ADC can be used for AD7771 diagnostics without having to decommission one of the Σ - Δ ADC channels dedicated to system measurement functions. With the use of an external multiplexer, which can be controlled through the three general-purpose input/output pins (GPIOs), and signal conditioning, the SAR ADC can validate the Σ - Δ ADC measurements in applications where functional safety is required. In addition, the AD7771 SAR ADC includes an internal multiplexer to sense internal nodes.

The AD7771 contains a 2.5 V reference and reference buffer. The reference has a typical temperature coefficient of ± 10 ppm/ $^{\circ}\text{C}$.

The AD7771 offers two modes of operation: high resolution mode and low power mode. High resolution mode provides a higher dynamic range while consuming 16.6 mW per channel; low power mode consumes only 5.25 mW per channel at a reduced dynamic range specification.

The specified operating temperature range is -40°C to $+105^{\circ}\text{C}$, although the device is operational up to $+125^{\circ}\text{C}$.

Note that throughout this data sheet, certain terms are used to refer to either the multifunction pins or a range of pins. The multifunction pins, such as DCLK0/SDO, are referred to either by the entire pin name or by a single function of the pin, for example, DCLK0, when only that function is relevant. In the case of ranges of pins, AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4.

¹ This product is protected by at least U.S. Patent No. 9,432,043.

TABLE OF CONTENTS

Features	1	Σ - Δ Output Data.....	54
Applications.....	1	ADC Conversion Output—Header and Data	54
General Description	1	Sample Rate Converter (SRC) (SPI Control Mode)	55
Revision History	3	Data Output Interface.....	57
Functional Block Diagram	4	Calculating the CRC Checksum	61
Specifications.....	5	Register Summary	62
DOUTx Timing Characteristics.....	9	Register Details	66
SPI Timing Characteristics	10	Channel 0 Configuration Register	66
Synchronization Pins and Reset Timing Characteristics	11	Channel 1 Configuration Register	66
SAR ADC Timing Characteristics	12	Channel 2 Configuration Register	67
GPIO SRC Update Timing Characteristics.....	12	Channel 3 Configuration Register	67
Absolute Maximum Ratings.....	13	Channel 4 Configuration Register	68
Thermal Resistance	13	Channel 5 Configuration Register	68
ESD Caution.....	13	Channel 6 Configuration Register	69
Pin Configuration and Function Descriptions.....	14	Channel 7 Configuration Register	69
Typical Performance Characteristics	17	Disable Clocks to ADC Channel Register	70
Terminology	32	Channel 0 Sync Offset Register	70
Theory of Operation	34	Channel 1 Sync Offset Register	70
Analog Inputs.....	34	Channel 2 Sync Offset Register	70
Transfer Function	35	Channel 3 Sync Offset Register	71
Core Signal Chain.....	36	Channel 4 Sync Offset Register	71
Capacitive PGA.....	36	Channel 5 Sync Offset Register	71
Internal Reference and Reference Buffers.....	36	Channel 6 Sync Offset Register	71
Integrated LDOs	37	Channel 7 Sync Offset Register	71
Clocking and Sampling.....	37	General User Configuration 1 Register	72
Digital Reset and Synchronization Pins	37	General User Configuration 2 Register	73
Digital Filtering.....	38	General User Configuration 3 Register.....	74
Shutdown Mode.....	38	Data Output Format Register	74
Controlling the AD7771.....	39	Main ADC Meter and Reference Mux Control Register	75
Pin Control Mode.....	39	Global Diagnostics Mux Register.....	76
SPI Control.....	42	GPIO Configuration Register.....	76
Digital SPI.....	45	GPIO Data Register.....	77
RMS Noise and Resolution.....	48	Buffer Configuration 1 Register	77
High Resolution Mode.....	48	Buffer Configuration 2 Register	77
Low Power Mode.....	49	Channel 0 Offset Upper Byte Register.....	78
Diagnostics and Monitoring	50	Channel 0 Offset Middle Byte Register	78
Self Diagnostics Error	50	Channel 0 Offset Lower Byte Register.....	78
Monitoring Using the AD7771 SAR ADC (SPI Control Mode).....	51	Channel 0 Gain Upper Byte Register.....	78
Σ - Δ ADC Diagnostics (SPI Control Mode).....	53	Channel 0 Gain Middle Byte Register	78
		Channel 0 Gain Lower Byte Register.....	79

Channel 1 Offset Upper Byte Register	79	Channel 6 Gain Lower Byte Register	86
Channel 1 Offset Middle Byte Register	79	Channel 7 Offset Upper Byte Register	86
Channel 1 Offset Lower Byte Register	79	Channel 7 Offset Middle Byte Register	86
Channel 1 Gain Upper Byte Register	79	Channel 7 Offset Lower Byte Register	86
Channel 1 Gain Middle Byte Register	80	Channel 7 Gain Upper Byte Register	87
Channel 1 Gain Lower Byte Register	80	Channel 7 Gain Middle Byte Register	87
Channel 2 Offset Upper Byte Register	80	Channel 7 Gain Lower Byte Register	87
Channel 2 Offset Middle Byte Register	80	Channel 0 Status Register	87
Channel 2 Offset Lower Byte Register	80	Channel 1 Status Register	88
Channel 2 Gain Upper Byte Register	81	Channel 2 Status Register	88
Channel 2 Gain Middle Byte Register	81	Channel 3 Status Register	89
Channel 2 Gain Lower Byte Register	81	Channel 4 Status Register	89
Channel 3 Offset Upper Byte Register	81	Channel 5 Status Register	90
Channel 3 Offset Middle Byte Register	81	Channel 6 Status Register	90
Channel 3 Offset Lower Byte Register	82	Channel 7 Status Register	91
Channel 3 Gain Upper Byte Register	82	Channel 0/Channel 1 DSP Errors Register	91
Channel 3 Gain Middle Byte Register	82	Channel 2/Channel 3 DSP Errors Register	92
Channel 3 Gain Lower Byte Register	82	Channel 4/Channel 5 DSP Errors Register	92
Channel 4 Offset Upper Byte Register	82	Channel 6/Channel 7 DSP Errors Register	93
Channel 4 Offset Middle Byte Register	83	Channel 0 to Channel 7 Error Register Enable Register	93
Channel 4 Offset Lower Byte Register	83	General Errors Register 1	94
Channel 4 Gain Upper Byte Register	83	General Errors Register 1 Enable	94
Channel 4 Gain Middle Byte Register	83	General Errors Register 2	95
Channel 4 Gain Lower Byte Register	83	General Errors Register 2 Enable	95
Channel 5 Offset Upper Byte Register	84	Error Status Register 1	96
Channel 5 Offset Middle Byte Register	84	Error Status Register 2	96
Channel 5 Offset Lower Byte Register	84	Error Status Register 3	97
Channel 5 Gain Upper Byte Register	84	Decimation Rate (N) MSB Register	97
Channel 5 Gain Middle Byte Register	84	Decimation Rate (N) LSB Register	97
Channel 5 Gain Lower Byte Register	85	Decimation Rate (IF) MSB Register	97
Channel 6 Offset Upper Byte Register	85	Decimation Rate (IF) LSB Register	98
Channel 6 Offset Middle Byte Register	85	SRC Load Source and Load Update Register	98
Channel 6 Offset Lower Byte Register	85	Outline Dimensions	99
Channel 6 Gain Upper Byte Register	85	Ordering Guide	99
Channel 6 Gain Middle Byte Register	86		

REVISION HISTORY

6/2018—Rev. 0 to Rev. A

Changes to I _{AVDD2X} Parameter, Table 1	8
Changes to AUXAIN± Parameter, Table 7	13
Changes to Table 13	39
Changes to Phase Adjustment Section	42
Added Table 17; Renumbered Sequentially	43

Added Figure 121; Renumbered Sequentially	47
Changes to Figure 132 Caption and Figure 133 Caption	57
Updated Outline Dimensions	99
Changes to Ordering Guide	99

6/2017—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

138102-001

SPECIFICATIONS

AVDD1x = 1.65 V, AVSSx¹ = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = analog ground (AGND) (single-supply operation), AVDD2x - AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V AVSSx (internal/external), master clock (MCLK) = 8192 kHz for high resolution mode and 4096 kHz for low power mode, ODR = 128 kSPS for high resolution mode and 32 kSPS for low power mode; all specifications at T_{MIN} to T_{MAX}, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ANALOG INPUTS					
Differential Input Voltage Range	V _{REF} = (REFx+ - REFx-)			±V _{REF} /PGA _{GAIN}	V
Single-Ended Input Voltage Range				0 to V _{REF} /PGA _{GAIN}	V
AINx± Common-Mode Input Range		AVSSx + 0.10	(AVDD1x + AVSSx)/2	AVDD1x - 0.10	V
Absolute AINx± Voltage Limits		AVSSx + 0.10		AVDD1x - 0.10	V
DC Input Current					
Differential	High resolution mode		±4		nA
	Low power mode		±1		nA
Single-Ended	High resolution mode		±8		nA
	Low power mode		±2		nA
Input Current Drift			50		pA/°C
AC Input Capacitance			8		pF
PROGRAMMABLE GAIN AMPLIFIER (PGA)					
Gain Settings (PGA _{GAIN})			1, 2, 4, or 8		
Bandwidth					
Small Signal	High resolution mode			2	MHz
	Low power mode			512	kHz
Large Signal	High resolution mode		See Figure 39, Figure 40, and Figure 44		
	Low power mode		See Figure 42, Figure 43, and Figure 47		
REFERENCE					
Internal					
Initial Accuracy	REF_OUT, T _A = 25°C	2.495	2.5	2.505	V
Temperature Coefficient			±10	±38	ppm/°C
Reference Load Current, I _L		-10		+10	mA
DC Power Supply Rejection	Line regulation		95		dB
Load Regulation, ΔV _{OUT} /ΔI _L			100		μV/mA
Voltage Noise, e _{N,p-p}	0.1 Hz to 10 Hz		6.8		μV rms
Voltage Noise Density, e _N	1 kHz, 2.5 V reference		273.5		nV/√Hz
Turn On Settling Time	100 nF		1.5		ms
External					
Input Voltage	V _{REF} = (REFx+ - REFx-)	1	2.5	AVDD1x	V
Buffer Headroom		AVSSx + 0.1		AVDD1x - 0.1	V
REFx- Input Voltage			AVSSx	AVDD1x - REFx+	V
Average REFx± Input Current	Current per channel				
	Reference buffer disabled, high resolution mode		18		μA/V
	Reference buffer precharge mode (pre-Q), high resolution mode		600		nA/V
	Reference buffer disabled, low power mode		4.5		μA/V
	Reference buffer pre-Q, low power mode		100		nA/V
	Reference buffer enabled, high resolution mode		12		nA/V
	Reference buffer enabled, low power mode		5		nA/V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
TEMPERATURE RANGE					
Specified Performance	T_{MIN} to T_{MAX}	-40		+105	°C
Functional ²	T_{MIN} to T_{MAX}	-40		+125	°C
TEMPERATURE SENSOR					
Accuracy			±2		°C
DIGITAL FILTER RESPONSE					
Group Delay			See the SRC Group Delay section		
Settling Time			See the Settling Time section		
Pass Band	-0.1 dB -3 dB		See the SRC Bandwidth section See the SRC Bandwidth section		
Decimation Rate					
Sinc3		16		4095.99	
Sinc5		16		2048	
CLOCK SOURCE					
Frequency	High resolution mode Low power mode	0.655 1.3		8.192 4.096	MHz MHz
Duty Cycle		45:55	50:50	55:45	%
Σ-Δ ADC					
Speed and Performance					
Resolution		24			Bits
ODR	High resolution mode Low power mode			128 32	kSPS kSPS
No Missing Codes	Sinc3, up to 24 kSPS Sinc5	24 24			Bits Bits
AC Accuracy					
Dynamic Range	Shorted inputs, $PGA_{GAIN} = 1$				
128 kSPS	High resolution mode (sinc5)		95		dB
32 kSPS	High resolution mode (sinc5)		107		dB
16 kSPS	High resolution mode (sinc3)		105.9		dB
4 kSPS	High resolution mode (sinc3)		116		dB
32 kSPS	Low power mode (sinc5)		94.5		dB
8 kSPS	Low power mode (sinc5)		106.5		dB
8 kSPS	Low power mode (sinc3)		95.8		dB
2 kSPS	Low power mode (sinc3)		111.8		dB
Total Harmonic Distortion (THD)	-0.5 dBFS, high resolution mode -0.5 dBFS, low power mode		-109 -105		dB dB
Signal-to-Noise-and-Distortion Ratio (SINAD)	$f_{IN} = 60$ Hz		106		dB
Spurious-Free Dynamic Range (SFDR)	High resolution mode, 16 kSPS, $PGA_{GAIN} = 1$		132		dB
Intermodulation Distortion (IMD)	$f_A = 50$ Hz, $f_B = 51$ Hz, high resolution mode $f_A = 50$ Hz, $f_B = 51$ Hz, low power mode		-125 -105		dB dB
DC Power Supply Rejection	$AVDD1X = 3.3$ V		-90		dB
DC Common-Mode Rejection Ratio		80			dB
Crosstalk			-120		dB
DC ACCURACY					
Integral Nonlinearity (INL)	Endpoint method				
High Resolution	$PGA_{GAIN} = 1$ Other PGA gains		±8 ±4	±15 ±15	ppm of FSR ppm of FSR

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Low Power	PGA _{GAIN} = 1		±9	±17	ppm of FSR
	Other PGA gains		±6	±15	ppm of FSR
Offset Error			±15	±90	μV
Offset Error Drift	Over time		0.25		μV/°C
			–2		μV/1000 hours
Offset Matching			25		μV
Gain Error			±0.1		% FS
Gain Error Drift vs. Temperature	PGA _{GAIN} = 1		±0.75		ppm/°C
Gain Matching			±0.1		%
SAR ADC					
Speed and Performance					
Resolution			12		Bits
Analog Input Range		AVSS4 + 0.1		AVDD4 – 0.1	V
Analog Input Common-Mode Range		AVSS4 + 0.1	(AVDD4 + AVSS4)/2	AVDD4 – 0.1	V
Analog Input Current			±100		nA
Throughput				256	kSPS
DC Accuracy	Differential mode				
INL			±1.5		LSB
Differential Nonlinearity (DNL)	No missing codes (12-bit)	–0.99		1	LSB
Offset			±1		LSB
Gain			12		LSB
AC Performance					
Signal-to-Noise Ratio (SNR)	1 kHz		66		dB
THD	1 kHz		–81		dB
VCM PIN					
Output (V _{CM})			(AVDD1x + AVSSx)/2		V
Load Current, I _L			1		mA
Load Regulation, ΔV _{OUT} /ΔI _L			12		mV/mA
Short-Circuit Current			5		mA
LOGIC INPUTS					
Input Voltage					
High, V _{IH}		0.7 × IOVDD			V
Low, V _{IL}				0.4	V
Hysteresis			0.1		V
Input Currents		–10		+10	μA
LOGIC OUTPUTS³					
Output Voltage					
High, V _{OH}	IOVDD ≥ 3 V, I _{SOURCE} = 1 mA	0.8 × IOVDD			V
	2.3 V ≤ IOVDD < 3 V, I _{SOURCE} = 500 μA	0.8 × IOVDD			V
	IOVDD < 2.3 V, I _{SOURCE} = 200 μA	0.8 × IOVDD			V
Low, V _{OL}	IOVDD ≥ 3 V, I _{SINK} = 2 mA			0.4	V
	2.3 V ≤ IOVDD < 3 V, I _{SINK} = 1 mA			0.4	V
	IOVDD < 2.3 V, I _{SINK} = 100 μA			0.4	V
Leakage Current	Floating state	–10		+10	μA
Output Capacitance	Floating state		10		pF
Σ-Δ ADC Data Output Coding			Twos complement		
SAR ADC Data Output Coding			Binary		

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLIES	All Σ - Δ channels enabled				
AVDD1x – AVSSx		3.0		3.6	V
I_{AVDD1x} ^{4,5}	Reference buffer pre-Q, VCM enabled, internal reference enabled				
	High resolution mode		18.3	23.7	mA
	Low power mode		5	6.4	mA
	Reference buffer enabled, VCM enabled, internal reference enabled				
	High resolution mode		20.5	26.7	mA
	Low power mode		5.5	7.1	mA
	Reference buffer disabled, VCM disabled, internal reference disabled				
	High resolution mode		14.3	18.8	mA
	Low power mode		3.9	5.1	mA
AVDD2x – AVSSx		2.2		3.6	V
I_{AVDD2x}	High resolution mode		9	9.45	mA
	Low power mode		3.5	3.7	mA
AVDD4 – AVSSx		3		3.6	V
I_{AVDD4}	SAR enabled		1.7	2	mA
	SAR disabled		1	10	μ A
AVSSx – DGND		–1.8		0	V
IOVDD – DGND		1.8		3.6	V
I_{IOVDD}	High resolution mode (sinc5)		14.3	17	mA
	Low power mode (sinc5)		4.6	5.5	mA
	High resolution mode (sinc3)		12.2	14.2	mA
	Low power mode (sinc3)		2.2	4.9	mA
Power Dissipation ⁶	Internal buffers bypassed, internal reference disabled, internal oscillator disabled, SAR disabled				
High Resolution Mode	128 kSPS		133	153	mW
Low Power Mode	32 kSPS		42	48.5	mW
Power-Down	All ADCs disabled		530		μ W

¹ AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVDD3, and AVSS4. This term is used throughout the data sheet.

² At temperatures higher than 105°C, the device can be operated normally, though slight degradation on the maximum/minimum specifications is expected because these specifications are only guaranteed up to 105°C. See the Typical Performance Characteristics section for plots showing the typical performance of the device at high temperatures.

³ The SDO pin and the DOUTx pin are configured in the default mode of strength.

⁴ AVDD1x = 3.3 V, AVSSx = GND = ground, IOVDD = 1.8 V, CMOS clock.

⁵ Disabling either the VCM pin or the internal reference results in a 40 μ A typical current consumption reduction.

⁶ Power dissipation is calculated using the maximum supply voltage, 3.6 V.

DOUTx TIMING CHARACTERISTICS

AVDD1x = 1.65 V, AVSSx¹ = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND (single-supply operation), AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V internal/external, MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX}, unless otherwise noted.

Table 2.

Parameter	Description ²	Test Conditions/Comments	Min	Typ	Max	Unit
t ₁	MCLK frequency	50:50	0.655		8.192	MHz
t ₂	MCLK low time		60			ns
t ₃	MCLK high time		60			ns
t ₄	DCLK high time	MCLK/2	121			ns
t ₅	DCLK low time	MCLK/2	121			ns
t ₆	MCLK falling edge to DCLK rising edge				45	ns
t ₇	MCLK falling edge to DCLK falling edge				45	ns
t ₈	DCLK rising edge to $\overline{\text{DRDY}}$ rising edge		2			ns
t ₉	DCLK rising edge to $\overline{\text{DRDY}}$ falling edge		1			ns
t ₁₀	DOUTx setup time		20			ns
t ₁₁	DOUTx hold time		20			ns

¹ AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet.

² All input signals are specified with t_r = t_f = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (V_{IL} + V_{IH})/2.




Figure 2. Data Interface Timing Diagram

13802-002

SPI TIMING CHARACTERISTICS

AVDD1x = 1.65 V, AVSSx¹ = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX}, unless otherwise noted.

Table 3.

Parameter	Description ²	Test Conditions/Comments	Min	Typ	Max	Unit
t ₁₂	SCLK period	50:50			30	MHz
t ₁₃	SCLK low time		7			ns
t ₁₄	SCLK high time		7			ns
t ₁₅	SCLK rising edge to $\overline{\text{CS}}$ falling edge		10			ns
t ₁₆	$\overline{\text{CS}}$ falling edge to SCLK rising edge		10			ns
t ₁₇	SCLK rising edge to $\overline{\text{CS}}$ rising edge		10			ns
t ₁₈	$\overline{\text{CS}}$ rising edge to SCLK rising edge		10			ns
t ₁₉	Minimum $\overline{\text{CS}}$ high time		10			ns
t ₂₀	SDI setup time		5			ns
t ₂₁	SDI hold time		5			ns
t _{22A}	$\overline{\text{CS}}$ falling edge to SDO enable (SPI = Mode 0)		30			ns
t _{22B}	SCLK falling edge to SDO enable (SPI = Mode 3)		49			ns
t ₂₃	SDO setup time		10			ns
t ₂₄	SDO hold time		10			ns
t ₂₅	$\overline{\text{CS}}$ rising edge to SDO disable		30			ns

¹ AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet.

² All input signals are specified with t_{tr} = t_f = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (V_{IL} + V_{IH})/2.




Figure 3. SPI Control Interface Timing Diagram

138102-003

SYNCHRONIZATION PINS AND RESET TIMING CHARACTERISTICS

AVDD1x = 1.65 V, AVSSx¹ = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX}, unless otherwise noted.

Table 4.

Parameter	Description ²	Test Conditions/Comments	Min	Typ	Max	Unit
t ₂₆	START setup time		10			ns
t ₂₇	START hold time		MCLK			ns
t ₂₈	MCLK falling edge to SYNC_OUT falling edge		MCLK			ns
t ₂₉	SYNC_IN setup time		10			ns
t ₃₀	SYNC_IN hold time		MCLK			ns
t _{INIT_SYNC_IN}	SYNC_IN rising edge to first DRDY	16 kSPS, high resolution mode	145			μs
t _{INIT_RESET}	RESET rising edge to first DRDY	16 kSPS, high resolution mode	225			μs
t ₃₁	RESET hold time		2 × MCLK			ns
t _{POWER_UP}	Start time	t _{POWER_UP} is not shown in Figure 4		2		ms

¹ AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4. This term is used throughout the data sheet.

² All input signals are specified with t_r = t_f = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (V_{IL} + V_{IH})/2.




Figure 4. Synchronization Pins and Reset Control Interface Timing Diagram

13802-004

SAR ADC TIMING CHARACTERISTICS

AVDD1x = 1.65 V, AVSSx¹ = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX}, unless otherwise noted.

Table 5.

Parameter	Description ²	Min	Typ	Max	Unit
t ₃₂	Conversion time	1		3.4	μs
t ₃₃	Acquisition time ³	500			ns
t ₃₄	Delay time	50			ns
t ₃₅	Throughput data rate			256	kSPS

¹ AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3 and AVSS4. This term is used throughout the data sheet.

² All input signals are specified with t_r = t_f = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (V_{IL} + V_{IH})/2.

³ Direct mode enabled. If deglitch mode is enabled, add 1.5/MCLK as described in Table 30.



Figure 5. SAR ADC Timing Diagram

GPIO SRC UPDATE TIMING CHARACTERISTICS

AVDD1x = 1.65 V, AVSSx¹ = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx- = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 6.

Parameter	Description ²	Min	Typ	Max	Unit
t ₃₆	GPIO2 setup time	10			ns
t ₃₇	GPIO2 hold time—high resolution mode	MCLK			ns
	GPIO2 hold time—low power mode	2 × MCLK			ns
t ₃₈	MCLK rising edge to GPIO1 rising edge time	20			ns
t ₃₉	GPIO0 setup time	5			ns
t ₄₀	GPIO0 hold time	MCLK			ns

¹ AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3 and AVSS4. This term is used throughout the data sheet.

² All input signals are specified with t_r = t_f = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (V_{IL} + V_{IH})/2.




Figure 6. GPIOs for SRC Update Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
Any Supply Pin to AVSSx	−0.3 V to +3.96 V
AVSSx to DGND	−1.98 V to +0.3 V
AREGxCAP to AVSSx	−0.3 V to +1.98 V
DREGCAP to DGND	−0.3 V to +1.98 V
IOVDD to DGND	−0.3 V to +3.96 V
IOVDD to AVSSx	−0.3 V to +5.94 V
AVDD4 to AVSSx	−0.3 V to +3.96 V
Analog Input Voltage	AVSSx − 0.3 V to AVDD1x + 0.3 V or 3.96 V (whichever is less)
REFx± Input Voltage	AVSSx − 0.3 V to AVDD1x + 0.3 V or 3.96 V (whichever is less)
AUXAIN±	AVSSx − 0.3 V to AVDD4 + 0.3 V or 3.96 V (whichever is less)
Digital Input Voltage to DGND	DGND − 0.3 V to IOVDD + 0.3 V or 3.96 V (whichever is less)
Digital Output Voltage to DGND	DGND − 0.3 V to IOVDD + 0.3 V or 3.96 V (whichever is less)
XTAL1 to DGND	DGND − 0.3 V to DREGCAP + 0.3 V or 1.98 V (whichever is less)
AINx±, AUXAIN±, and Digital Input Current	±10 mA
Operating Temperature Range	−40°C to +125°C
Junction Temperature, T _J Maximum	150°C
Storage Temperature Range	−65°C to +150°C
Reflow Soldering	260°C
ESD	2 kV
Field Induced Charged Device Model (FICDM)	500 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 8. Thermal Resistance

Package Type	θ_{JA}	θ_{JB}	Ψ_{JT}	Ψ_{JB}	Unit
CP-64-15 ¹					
No Thermal Vias	30.43	N/A ²	0.13	6.59	°C/W
49 Thermal Vias	22.62	3.17	0.09	3.19	°C/W

¹ Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51.


² N/A means not applicable.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
1. EXPOSED PAD. CONNECT THE EXPOSED PAD TO AVSSx.

Figure 7. Pin Configuration

13802-007

Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Type	Direction	Description
1	AIN0-	Analog input	Input	Analog Input Channel 0, Negative.
2	AIN0+	Analog input	Input	Analog Input Channel 0, Positive.
3	AIN1-	Analog input	Input	Analog Input Channel 1, Negative.
4	AIN1+	Analog input	Input	Analog Input Channel 1, Positive.
5	AVSS1A	Supply	Supply	Negative Front-End Analog Supply for Channel 0 to Channel 3, Typical at -1.65 V (Dual Supply) and AGND (Single Supply). Connect all the AVSSx pins to the same potential.
6	AVDD1A	Supply	Supply	Positive Front-End Analog Supply for Channel 0 to Channel 3, Typical at $\text{AVSSx} + 3.3\text{ V}$. Connect this pin to AVDD1B.
7	REF1-	Reference	Input	Negative Reference Input 1 for Channel 0 to Channel 3, Typical at AVSSx. Connect all the REFx- pins to the same potential.
8	REF1+	Reference	Input	Positive Reference Input 1 for Channel 0 to Channel 3, Typical at $\text{REF1-} + 2.5\text{ V}$.
9	AIN2-	Analog input	Input	Analog Input Channel 2, Negative.
10	AIN2+	Analog input	Input	Analog Input Channel 2, Positive.
11	AIN3-	Analog input	Input	Analog Input Channel 3, Negative.
12	AIN3+	Analog input	Input	Analog Input Channel 3, Positive.
13	MODE0/GPIO0	Digital I/O	I/O	Mode 0 Input in Pin Control Mode (MODE0). See Table 14 for more details. Configurable General-Purpose Input/Output 0 in SPI Control Mode (GPIO0). If not in use, connect this pin to DGND or IOVDD.
14	MODE1/GPIO1	Digital I/O	I/O	Mode 1 Input in Pin Control Mode (MODE1). See Table 14 for more details. Configurable General-Purpose Input/Output 1 in SPI Control Mode (GPIO1). If not in use, connect this pin to DGND or IOVDD.
15	MODE2/GPIO2	Digital I/O	I/O	Mode 2 Input in Pin Control Mode (MODE2). See Table 14 for more details. Configurable General-Purpose Input/Output 2 in SPI Control Mode (GPIO2). If not in use, connect this pin to DGND or IOVDD.
16	MODE3/ALERT	Digital I/O	I/O	Mode 3 Input in Pin Control Mode (MODE3). See Table 14 for more details. Alert Output in SPI Control Mode (ALERT).

Pin No.	Mnemonic	Type	Direction	Description
17	CONVST_SAR	Digital input	Input	Σ - Δ Output Interface Selection Pin in Pin Control Mode. See Table 13 for more details. This pin also functions as the start for the SAR conversion in SPI control mode.
18	ALERT/ $\overline{\text{CS}}$	Digital input	Input	Alert Output in Pin Control Mode (ALERT). Chip Select in SPI Control Mode ($\overline{\text{CS}}$).
19	DCLK2/SCLK	Digital input	Input	Data Clock Frequency Selection Pin 2 in Pin Control Mode (DCLK2). See Table 15 for more details. SPI Clock in SPI Control Mode (SCLK).
20	DCLK1/SDI	Digital input	Input	Data Clock Frequency Selection Pin 1 in Pin Control Mode (DCLK1). See Table 15 for more details. SPI Data Input in SPI Control Mode (SDI). Connect this pin to DGND if the device is configured in pin control mode with the SPI as the data output interface.
21	DCLK0/SDO	Digital output	Output	Data Clock Frequency Selection Pin 0 in Pin Control Mode (DCLK0). See Table 15 for more details. SPI Data Output in SPI Control Mode (SDO).
22	DGND	Supply	Supply	Digital Ground.
23	DREGCAP	Supply	Output	Digital Low Dropout (LDO) Output. Decouple this pin to DGND with a 1 μF capacitor.
24	IOVDD	Supply	Supply	Digital Levels Input/Output and Digital LDO (DLDO) Supply from 1.8 V to 3.6 V. IOVDD must not be lower than DREGCAP.
25	DOUT3	Digital output	I/O	Data Output Pin 3. If the device is configured in daisy-chain mode, this pin acts as an input pin. See the Daisy-Chain Mode section for more details.
26	DOUT2	Digital output	I/O	Data Output Pin 2. If the device is configured in daisy-chain mode, this pin acts as an input pin. See the Daisy-Chain Mode section for more details.
27	DOUT1	Digital output	Output	Data Output Pin 1.
28	DOUT0	Digital output	Output	Data Output Pin 0.
29	DCLK	Digital output	Output	Data Output Clock.
30	$\overline{\text{DRDY}}$	Digital output	Output	Data Output Ready Pin.
31	XTAL1	Clock	Input	Crystal 1 Input Connection. If CMOS is used as a clock source, tie this pin to DGND. See Table 12 for more details.
32	XTAL2/MCLK	Clock	Input	Crystal 2 Input Connection (XTAL2). See Table 12 for more details. CMOS Clock (MCLK). See Table 12 for more details.
33	$\overline{\text{START}}$	Digital input	Input	Synchronization Pulse. This pin internally synchronizes an external $\overline{\text{START}}$ asynchronous pulse with MCLK. The synchronize signal is shifted out by the SYNC_OUT pin. If not in use, tie this pin to DGND. See the Phase Adjustment section and the Digital Reset and Synchronization Pins section for more details.
34	$\overline{\text{SYNC_OUT}}$	Digital output	Input	Synchronization Signal. This pin generates a synchronous pulse generated and driven by hardware (via the $\overline{\text{START}}$ pin) or by software (GENERAL_USER_CONFIG_2, Bit 0). If this pin is in use, it must be wired to the SYNC_IN pin. See the Phase Adjustment section and the Digital Reset and Synchronization Pins section for more details.
35	$\overline{\text{SYNC_IN}}$	Digital input	Input	Reset for the Internal Digital Block and Synchronize for Multiple Devices. See the Digital Reset and Synchronization Pins section for more details.
36	$\overline{\text{RESET}}$	Digital input	Input	Asynchronous Reset Pin. This pin resets all registers to their default value. It is recommended to generate a pulse on this pin after the device is powered up because a slow slew rate in the supplies may generate an incorrect initialization in the digital block.
37	AIN7+	Analog input	Input	Analog Input Channel 7, Positive.
38	AIN7-	Analog input	Input	Analog Input Channel 7, Negative.
39	AIN6+	Analog input	Input	Analog Input Channel 6, Positive.
40	AIN6-	Analog input	Input	Analog Input Channel 6, Negative.
41	REF2+	Reference	Input	Positive Reference Input 2 for Channel 4 to Channel 7, Typical at REF2+ + 2.5 V.
42	REF2-	Reference	Input	Negative Reference Input 2 for Channel 4 to Channel 7, Typical at AVSSx. Connect all the REFx- pins to the same potential.
43	AVDD1B	Supply	Supply	Positive Front-End Analog Supply for Channel 4 to Channel 7. Connect this pin to AVDD1A.

Pin No.	Mnemonic	Type	Direction	Description
44	AVSS1B	Supply	Supply	Negative Front-End Analog Supply for Channel 4 to Channel 7, Typical at -1.65 V (Dual Supply) or AGND (Single Supply). Connect all the AVSSx pins to the same potential.
45	AIN5+	Analog input	Input	Analog Input Channel 5, Positive.
46	AIN5-	Analog input	Input	Analog Input Channel 5, Negative.
47	AIN4+	Analog input	Input	Analog Input Channel 4, Positive.
48	AIN4-	Analog input	Input	Analog Input Channel 4, Negative.
49	REF_OUT	Reference	Output	2.5 V Reference Output. Connect a 100 nF capacitor on this pin if using the internal reference.
50	AVSS2B	Supply	Supply	Negative Analog Supply. Connect all the AVSSx pins together.
51	AREG2CAP	Supply	Output	Analog LDO Output 2. Decouple this pin to AVSS2B with a 1 μF capacitor.
52	AVDD2B	Supply	Supply	Positive Analog Supply. Connect this pin to AVDD2A.
53	AVSS3	Supply	Supply	Negative Analog Ground. Connect all the AVSSx to the same potential.
54	FORMAT1	Digital input	Input	Output Data Frame 1. See Table 13 for more details.
55	FORMAT0	Digital input	Input	Output Data Frame 0. See Table 13 for more details.
56	CLK_SEL	Digital input	Input	Select Clock Source. See Table 12 for more details.
57	VCM	Analog output	Output	Common-Mode Voltage Output, Typical at $(\text{AVDD1x} + \text{AVSSx})/2$.
58	AVDD2A	Supply	Input	Analog Supply from 2.2V to 3.6 V. AVSS2x must not be lower than AREGxCAP. Connect this pin to AVDD2B.
59	AREG1CAP	Supply	Output	Analog LDO Output 1. Decouple this pin to AVSSx with a 1 μF capacitor.
60	AVSS2A	Supply	Input	Negative Analog supply. Connect all the AVSSx pins to the same potential.
61	AVSS4	Supply	Supply	Negative SAR Analog Supply and Reference. Connect all AVSSx pins to the same potential.
62	AVDD4	Supply	Supply	Positive SAR Analog Supply and Reference Source.
63	AUXAIN+	Analog input	Input	Positive SAR Analog Input Channel.
64	AUXAIN-	Analog input	Input	Negative SAR Analog Input Channel.
	EPAD	Supply	Input	Exposed Pad. Connect the exposed pad to AVSSx.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. INL vs. Input Voltage and Channel at 64 kSPS, High Resolution Mode




Figure 11. INL vs. Input Voltage and Channel at 16 kSPS, Low Power Mode




Figure 9. INL vs. Input Voltage and PGA Gain at 64 kSPS, High Resolution Mode




Figure 12. INL vs. Input Voltage and PGA Gain at 16 kSPS, Low Power Mode




Figure 10. INL vs. Input Voltage and Temperature at 64 kSPS, High Resolution Mode






Figure 13. INL vs. Input Voltage and Temperature at 16 kSPS, Low Power Mode




13802-014

Figure 14. INL vs. Input Voltage and Reference Voltage (V_{REF}) at 64 kSPS, High Resolution Mode




13802-017

Figure 17. INL vs. Input Voltage and Reference Voltage (V_{REF}) at 16 kSPS, Low Power Mode




13802-015

Figure 15. INL vs. Input Voltage and V_{CM} at 64 kSPS, High Resolution Mode




13802-018

Figure 18. INL vs. Input Voltage and V_{CM} at 16 kSPS, Low Power Mode



13802-016

Figure 16. Noise Histogram at 16 kSPS, High Resolution Mode, Sinc3 Filter Enabled



13802-019

Figure 19. Noise Histogram at 4 kSPS, Low Power Mode, Sinc3 Filter Enabled




Figure 20. Noise Histogram at 64 kSPS, High Resolution Mode, Sinc5 Filter Enabled




Figure 23. Noise Histogram at 16 kSPS, Low Power Mode, Sinc5 Filter Enabled




Figure 21. Noise vs. Temperature at 16 kSPS, High Resolution Mode, Sinc3 Filter Enabled




Figure 24. Noise vs. Temperature at 4 kSPS, Low Power Mode, Sinc3 Filter Enabled




Figure 22. Noise vs. Temperature at 64 kSPS, High Resolution Mode, Sinc5 Filter Enabled




Figure 25. Noise vs. Temperature at 16 kSPS, Low Power Mode, Sinc5 Filter Enabled




Figure 26. Noise vs. Clock Frequency, High Resolution Mode




Figure 29. Noise vs. Clock Frequency, Low Power Mode




Figure 27. Noise vs. ODR, High Resolution Mode, Sinc3 Filter Enabled




Figure 30. Noise vs. ODR, Low Power Mode, Sinc3 Filter Enabled




Figure 28. Noise vs. ODR, High Resolution Mode, Sinc5 Filter Enabled




Figure 31. Noise vs. ODR, Low Power Mode, Sinc5 Filter Enabled




Figure 32. FFT Plot, High Resolution Mode at 16 kSPS, Input Frequency (f_{IN}) = 50 Hz, Sinc3 Filter Enabled




Figure 35. FFT Plot, Low Power Mode at 4 kSPS, Input Frequency (f_{IN}) = 50 Hz, Sinc3 Filter Enabled




Figure 33. FFT Plot, High Resolution Mode at 128 kSPS, Input Frequency (f_{IN}) = 50 Hz, Sinc5 Filter Enabled




Figure 36. FFT Plot, Low Power Mode at 32 kSPS, Input Frequency (f_{IN}) = 50 Hz, Sinc5 Filter Enabled




Figure 34. FFT Plot, High Resolution Mode at 16 kSPS, Input Frequency (f_{IN}) = 1 kHz, Sinc3 Filter Enabled




Figure 37. FFT Plot, Low Power Mode at 4 kSPS, Input Frequency (f_{IN}) = 1 kHz, Sinc3 Filter Enabled




Figure 38. FFT Plot, High Resolution Mode at 128 kSPS, Input Frequency (f_{IN}) = 1 kHz, Sinc5 Filter Enabled




Figure 41. FFT Plot, Low Power Mode at 32 kSPS, Input Frequency (f_{IN}) = 1 kHz, Sinc5 Filter Enabled




Figure 39. THD vs. Input Frequency at 64 kSPS, High Resolution Mode, Sinc5 Filter Enabled




Figure 42. THD vs. Input Frequency at 16 kSPS, Low Power Mode, Sinc5 Filter Enabled




Figure 40. THD vs. Input Frequency at 16 kSPS, High Resolution Mode, Sinc3 Filter Enabled




Figure 43. THD vs. Input Frequency at 4 kSPS, Low Power Mode, Sinc3 Filter Enabled




Figure 44. THD vs. Input Voltage at 64 kSPS, High Resolution Mode




Figure 47. THD vs. Input Voltage at 16 kSPS, Low Power Mode




Figure 45. THD vs. Reference Voltage at 64 kSPS, High Resolution Mode




Figure 48. THD vs. Reference Voltage at 16 kSPS, Low Power Mode




Figure 46. THD vs. Master Clock Frequency, High Resolution Mode




Figure 49. THD vs. Master Clock Frequency, Low Power Mode




Figure 50. SNR vs. ODR at 16 kSPS, High Resolution Mode (AVDDx = 3.6 V, IOVDD = 3.6 V)




Figure 53. SNR vs. ODR at 4 kSPS, Low Power Mode (AVDDx = 3.6 V, IOVDD = 3.6 V)




Figure 51. SNR vs. ODR at 64 kSPS, High Resolution Mode (AVDDx = 3.6 V, IOVDD = 3.6 V)




Figure 54. SNR vs. ODR at 16 kSPS, Low Power Mode (AVDDx = 3.6 V, IOVDD = 3.6 V)




Figure 52. Dynamic Range vs. PGA Gain at 16 kSPS, High Resolution Mode




Figure 55. Dynamic Range vs. PGA Gain at 4 kSPS, Low Power Mode




Figure 56. Dynamic Range vs. PGA Gain at 64 kSPS, High Resolution Mode




Figure 59. Dynamic Range vs. PGA Gain at 16 kSPS, Low Power Mode




Figure 57. Offset Error vs. PGA Gain at 64 kSPS, High Resolution Mode




Figure 60. Offset Error vs. PGA Gain at 16 kSPS, Low Power Mode




Figure 58. Offset Error vs. AVDD1x Supply, High Resolution Mode




Figure 61. Offset Error vs. AVDD1x Supply, Low Power Mode