



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



8-Channel, 24-Bit, Simultaneous Sampling ADC

Data Sheet

AD7779

FEATURES

- 8-channel, 24-bit simultaneous sampling analog-to-digital converter (ADC)**
- Single-ended or true differential inputs**
- Programmable gain amplifier (PGA) per channel (gains of 1, 2, 4, and 8)**
- Low dc input current: $\pm 4 \text{ nA}$**
- Up to 16 kSPS output data rate (ODR) per channel**
- Programmable ODRs and bandwidth**
- Sample rate converter (SRC) for coherent sampling**
 - Sampling rate resolution up to 15.2 μSPS**
- Low latency sinc3 filter path**
- Adjustable phase synchronization**
- Internal 2.5 V reference**
- Two power modes**
 - High resolution mode**
 - Low power mode**
- Optimizes power dissipation and performance**
- Low resolution successive approximation (SAR) ADC for system and chip diagnostics**
- Power supply**
 - Bipolar ($\pm 1.65 \text{ V}$) or unipolar (3.3 V) supplies**
 - Digital input/output (I/O) supply: 1.8 V to 3.6 V**
 - Performance temperature range: -40°C to $+105^\circ\text{C}$**
 - Functional temperature range: -40°C to $+125^\circ\text{C}$**
- Performance**
 - Combined ac and dc performance**
 - 108 dB signal-to-noise ratio (SNR)/dynamic range at 16 kSPS in high resolution mode**
 - 109 dB total harmonic distortion (THD)**
 - $\pm 7 \text{ ppm}$ integral nonlinearity (INL)**
 - $\pm 40 \mu\text{V}$ offset error**
 - $\pm 0.1\%$ gain error**
 - $\pm 10 \text{ ppm}/^\circ\text{C}$ typical temperature coefficient**

APPLICATIONS

- Circuit breakers**
- General-purpose data acquisition**
- Electroencephalography (EEG)**
- Industrial process control**

GENERAL DESCRIPTION

The AD7779 is an 8-channel, simultaneous sampling ADC. There are eight full $\Sigma\Delta$ ADCs on chip. The AD7779 provides an ultralow input current to allow direct sensor connection. Each input channel has a programmable gain stage allowing gains of 1, 2, 4, and 8 to map lower amplitude sensor outputs into the full-scale ADC input range, maximizing the dynamic range of

the signal chain. The AD7779 accepts V_{REF} from 1 V up to 3.6 V. The analog inputs accept unipolar (0 V to $V_{\text{REF}}/\text{GAIN}$) or true bipolar ($\pm V_{\text{REF}}/\text{GAIN}/2 \text{ V}$) analog input signals with 3.3 V or $\pm 1.65 \text{ V}$ analog supply voltages. The analog inputs can be configured to accept true differential, pseudo differential, or single-ended signals to match different sensor output configurations.

Each channel contains an ADC modulator and a sinc3, low latency digital filter. An SRC is provided to allow fine resolution control over the AD7779 ODR. This control can be used in applications where the ODR resolution is required to maintain coherency with 0.01 Hz changes in the line frequency. The SRC is programmable through the serial port interface (SPI). The AD7779 implements two different interfaces: a data output interface and SPI control interface. The ADC data output interface is dedicated to transmitting the ADC conversion results from the AD7779 to the processor. The SPI interface is used to write to and read from the AD7779 configuration registers and for the control and reading of data from the SAR ADC. The SPI interface can also be configured to output the $\Sigma\Delta$ conversion data.

The AD7779 includes a 12-bit SAR ADC. This ADC can be used for AD7779 diagnostics without having to decommission one of the $\Sigma\Delta$ ADC channels dedicated to system measurement functions. With the use of an external multiplexer, which can be controlled through the three general-purpose inputs/outputs pins (GPIOs), and signal conditioning, the SAR ADC can be used to validate the $\Sigma\Delta$ ADC measurements in applications where functional safety is required. In addition, the AD7779 SAR ADC includes an internal multiplexer to sense internal nodes.

The AD7779 contains a 2.5 V reference and reference buffer. The reference has a typical temperature coefficient of 10 ppm/ $^\circ\text{C}$.

The AD7779 offers two modes of operation: high resolution mode and low power mode. High resolution mode provides a higher dynamic range while consuming 10.75 mW per channel; low power mode consumes just 3.37 mW per channel at a reduced dynamic range specification.

The specified operating temperature range is -40°C to $+105^\circ\text{C}$, although the device is operational up to $+125^\circ\text{C}$.

Note that throughout this data sheet, certain terms are used to refer to either the multifunction pins or a range of pins. The multifunction pins, such as DCLK0/SDO, are referred to either by the entire pin name or by a single function of the pin, for example, DCLK0, when only that function is relevant. In the case of ranges of pins, AVSSx refers to the following pins: AVSS1A, AVSS1B, AVSS2A, AVSS2B, AVSS3, and AVSS4.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Document Feedback

AD7779* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- AD7770/AD7779 Evaluation Board

DOCUMENTATION

Application Notes

- AN-1388: Coherent Sampling for Power Quality Measurements Using the AD7779 24-Bit Simultaneous Sampling Sigma-Delta ADC
- AN-1392: How to Calculate Offset Errors and Input Impedance in ADC Converters with Chopped Amplifiers
- AN-1393: Translating System Level Protection and Measurement Requirements to ADC Specifications

Data Sheet

- AD7779: 8-Channel, 24-Bit, Simultaneous Sampling ADC Data Sheet

User Guides

- UG-884: Evaluation Board for AD7770/AD7779 24-Bit, 8-Channel, Simultaneous Sampling, Sigma-Delta ADC with Power Scaling

SOFTWARE AND SYSTEMS REQUIREMENTS

- AD7770/AD7771/AD7779 - No-OS Driver

TOOLS AND SIMULATIONS

- AD7770/AD7771/AD7779 Filter Model
- AD7779 CRC Calculator
- AD7770/AD7771/AD7779 IBIS Model

REFERENCE MATERIALS

Press

- Analog Devices Improves Monitoring and Protection of Smart Grid Transmission and Distribution Equipment

DESIGN RESOURCES

- AD7779 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD7779 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features	1	Σ-Δ Output Data.....	51
Applications.....	1	ADC Conversion Output—Header and Data	51
General Description	1	Sample Rate Converter (SRC) (SPI COntrOl MODE)	52
Revision History	4	Data Output Interface.....	54
Functional Block Diagram	5	Calculating the CRC Checksum	58
Specifications.....	6	Register Summary	60
DOUTx Timing Characteristics.....	10	Register Details	64
SPI Timing Characteristics	11	Channel 0 Configuration Register	64
Synchronization Pins and Reset Timing Characteristics	12	Channel 1 Configuration Register	64
SAR ADC Timing Characteristics	13	Channel 2 Configuration Register	65
GPIO SRC Update Timing Characteristics.....	13	Channel 3 Configuration Register	65
Absolute Maximum Ratings.....	14	Channel 4 Configuration Register	66
Thermal Resistance	14	Channel 5 Configuration Register	66
ESD Caution.....	14	Channel 6 Configuration Register	67
Pin Configuration and Function Descriptions.....	15	Channel 7 Configuration Register	67
Typical Performance Characteristics	18	Disable Clocks to ADC Channel Register	68
Terminology	31	Channel 0 Sync Offset Register	68
RMS Noise and Resolution.....	33	Channel 1 Sync Offset Register	68
High Resolution Mode.....	33	Channel 2 Sync Offset Register	69
Low Power Mode.....	33	Channel 3 Sync Offset Register	69
Theory of Operation	34	Channel 4 Sync Offset Register	69
Analog Inputs.....	34	Channel 5 Sync Offset Register	69
Transfer Function	35	Channel 6 Sync Offset Register	70
Core Signal Chain.....	36	Channel 7 Sync Offset Register	70
Capacitive PGA.....	36	General User Configuration 1 Register	70
Internal Reference and Reference Buffers	36	General User Configuration 2 Register	71
Integrated LDOs	37	General User Configuration 3 Register	72
Clocking and Sampling.....	37	Data Output Format Register	72
Digital Reset and Synchronization Pins	37	Main ADC Meter and Reference Mux Control Register	73
Digital Filtering.....	38	Global Diagnostics Mux Register.....	74
Shutdown Mode.....	38	GPIO Configuration Register	75
Controlling the AD7779	39	GPIO Data Register.....	75
Pin Control Mode.....	39	Buffer Configuration 1 Register	75
SPI Control	41	Buffer Configuration 2 Register	76
Digital SPI Interface	44	Channel 0 Offset Upper Byte Register.....	76
Diagnostics and Monitoring	47	Channel 0 Offset Middle Byte Register	76
Self Diagnostics Error	47	Channel 0 Offset Lower Byte Register.....	77
Monitoring Using the AD7779 SAR ADC (SPI Control Mode).....	48	Channel 0 Gain Upper Byte Register.....	77
Σ-Δ ADC Diagnostics (SPI Control Mode).....	50	Channel 0 Gain Middle Byte Register	77
		Channel 0 Gain Lower Byte Register.....	77

Channel 1 Offset Upper Byte Register	78
Channel 1 Offset Middle Byte Register.....	78
Channel 1 Offset Lower Byte Register	78
Channel 1 Gain Upper Byte Register.....	78
Channel 1 Gain Middle Byte Register	79
Channel 1 Gain Lower Byte Register.....	79
Channel 2 Offset Upper Byte Register	79
Channel 2 Offset Middle Byte Register.....	79
Channel 2 Offset Lower Byte Register	80
Channel 2 Gain Upper Byte Register.....	80
Channel 2 Gain Middle Byte Register	80
Channel 2 Gain Lower Byte Register.....	80
Channel 3 Offset Upper Byte Register	81
Channel 3 Offset Middle Byte Register.....	81
Channel 3 Offset Lower Byte Register	81
Channel 3 Gain Upper Byte Register.....	81
Channel 3 Gain Middle Byte Register	82
Channel 3 Gain Lower Byte Register.....	82
Channel 4 Offset Upper Byte Register	82
Channel 4 Offset Middle Byte Register.....	82
Channel 4 Offset Lower Byte Register	83
Channel 4 Gain Upper Byte Register.....	83
Channel 4 Gain Middle Byte Register	83
Channel 4 Gain Lower Byte Register.....	83
Channel 5 Offset Upper Byte Register	84
Channel 5 Offset Middle Byte Register.....	84
Channel 5 Offset Lower Byte Register	84
Channel 5 Gain Upper Byte Register.....	84
Channel 5 Gain Middle Byte Register	85
Channel 5 Gain Lower Byte Register.....	85
Channel 6 Offset Upper Byte Register	85
Channel 6 Offset Middle Byte Register.....	85
Channel 6 Offset Lower Byte Register	86
Channel 6 Gain Upper Byte Register.....	86
Channel 6 Gain Middle Byte Register	86
Channel 6 Gain Lower Byte Register	86
Channel 7 Offset Upper Byte Register	87
Channel 7 Offset Middle Byte Register.....	87
Channel 7 Offset Lower Byte Register	87
Channel 7 Gain Upper Byte Register	87
Channel 7 Gain Middle Byte Register.....	88
Channel 7 Gain Lower Byte Register	88
Channel 0 Status Register	88
Channel 1 Status Register	89
Channel 2 Status Register	89
Channel 3 Status Register	90
Channel 4 Status Register	90
Channel 5 Status Register	91
Channel 6 Status Register	91
Channel 7 Status Register	92
Channel 0/Channel 1 DSP Errors Register.....	92
Channel 2/Channel 3 DSP Errors Register.....	93
Channel 4/Channel 5 DSP Errors Register.....	93
Channel 6/Channel 7 DSP Errors Register.....	94
Channel 0 to Channel 7 Error Register Enable Register	94
General Errors Register 1.....	95
General Errors Register 1 Enable.....	95
General Errors Register 2.....	96
General Errors Register 2 Enable.....	96
Error Status Register 1	97
Error Status Register 2	97
Error Status Register 3	98
Decimation Rate (N) MSB Register	98
Decimation Rate (N) LSB Register	98
Decimation Rate (IF) MSB Register	99
Decimation Rate (IF) LSB Register	99
SRC Load Source and Load Update Register	99
Outline Dimensions.....	100
Ordering Guide	100

REVISION HISTORY**9/2016—Rev. 0 to Rev. A**

Changes to General Description Section	1
Changes to Table 1	6
Changes to Table 2	10
Changes to Table 4	12
Changes to Figure 8 Caption through Figure 13 Caption.....	18
Changes to Figure 14 Caption and Figure 17 Caption	19
Changes to Figure 22.....	20
Changes to Figure 26 Caption, Figure 27 Caption, Figure 29 Caption, and Figure 30 Caption	21
Changes to Figure 35 Caption.....	22
Changes to Figure 38 through Figure 43.....	23
Changes to Figure 44, Figure 45 Caption, and Figure 47	24
Changes to Figure 51 Caption, Figure 52 Caption, and Figure 55 Caption	25
Changes to Figure 56, Figure 58, Figure 59, and Figure 61.....	26
Changes to Figure 63 Caption, Figure 64 Caption, Figure 66 Caption, and Figure 67 Caption	27
Changes to Figure 76 and Figure 79.....	29
Changes to Figure 80 and Figure 81.....	30
Changes to Figure 100.....	44
Changes to SPI SAR Diagnostic Mode (SPI Control Mode) Section.....	46
Changes to SPI Transmission Errors (SPI Control Mode)	48
Changes to CRC Header Section, Figure 107, and Table 33 to Table 35	51
Changes to SRC Bandwidth Section	52
Changes to Figure 109, Figure 110, SRC Group Delay and Latency Section, and Setting Time Section.....	53
Added Figure 111 and Figure 112; Renumbered Sequentially.....	53
Changes to Table 40.....	57
Changes to Calculating the CRC Checksum Section and Table 42	58
Changes to SPI Control Mode Checksum Section	59
Changes to Table 66.....	74

2/2016—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

13295-001

SPECIFICATIONS

AVDD1x = +1.65 V, AVSSx¹ = -1.65 V (dual supply operation), AVDD1x = 3.3 V, AVSSx = AGND (single-supply operation), AVDD2x – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx– = 2.5 V AVSSx (internal/external), master clock (MCLK) = 8192 kHz for high resolution mode and 4096 kHz for low power mode, ODR = 16 kSPS for high resolution mode and 4 kSPS for low power mode; all specifications at T_{MIN} to T_{MAX}, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ANALOG INPUTS					
Differential Input Voltage Range	V _{REF} = (REFx+ – REFx–)			±V _{REF} /PGA _{GAIN}	V
Single-Ended Input Voltage Range				0 to V _{REF} /PGA _{GAIN}	V
AINx± Common-Mode Input Range		AVSSx + 0.10	(AVDD1x + AVSSx)/2	AVDD1x – 0.10	V
Absolute AINx± Voltage Limits		AVSSx + 0.10		AVDD1x – 0.10	
DC Input Current					
Single-Ended	HR, MCLK = 8192 kHz		±4		nA
	Low power mode, MCLK = 4096 kHz		±1.5		nA
Differential	HR, MCLK = 8192 kHz		±1.5		nA
	Low power mode, MCLK = 4096 kHz		±0.6		nA
Input Current Drift		50			pA/°C
AC Input Capacitance		8			pF
PGA					
Gain Settings		1, 2, 4, or 8			
Bandwidth	Small signal, high resolution mode		2		MHz
	Small signal, low power mode		512		kHz
	Large signal, high resolution mode		5		kHz
	Large signal, low power mode		1.5		kHz
REFERENCE					
Internal					
Initial Accuracy	REF_OUT, T _A = 25°C	2.5 – 0.2%	2.5	2.5 + 0.2%	V
Temperature Coefficient			±10	±38	ppm/°C
Reference Load Current, I _L		–10		+10	mA
DC Power Supply Rejection	Line regulation		95		dB
Load Regulation, ΔV _{OUT} /ΔI _L			100		µV/mA
Voltage Noise	e _{NP-P} , 0.1 Hz to 10 Hz		6.8		µV rms
Voltage Noise Density	e _N , 1 kHz, 2.5 V reference		273.5		nV/√Hz
Turn On Settling Time	100 nF		1.5		ms
External					
Input Voltage	V _{REF} = (REFx+ – REFx–)	1	2.5	AVDD1x	V
Buffer Headroom		AVSSx + 0.1		AVDD1x – 0.1	
REFx– Input Voltage			AVSSx	AVDD1x – REFx+	V
Average REFx± Input Current	Current per channel				
	Reference buffer disabled, high resolution mode		18		µA/V
	Reference buffer precharge mode (pre-Q), high resolution mode		600		nA/V
	Reference buffer disabled, low power mode		4.5		µA/V
	Reference buffer pre-Q, low power mode		100		nA/V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
	Reference buffer enabled, high resolution mode Reference buffer enabled, low power mode		10 5		nA/V nA/V
TEMPERATURE RANGE Specified Performance Functional ²	T _{MIN} to T _{MAX} T _{MIN} to T _{MAX}	–40 –40		+105 +125	°C °C
TEMPERATURE SENSOR Accuracy			±2		°C
DIGITAL FILTER RESPONSE (SINC3) Group Delay				See the SRC Group Delay section	
Settling Time				See the Settling Time section	
Pass Band	–0.1 dB –3 dB			See the SRC Bandwidth section See the SRC Bandwidth section	
Decimation Rate	High resolution mode Low power mode	128 64		4095.99 4095.99	
CLOCK SOURCE Frequency	High resolution mode Low power mode	0.655 1.3		8.192 4.096	MHz MHz
Duty Cycle		45:55	50:50	55:45	%
Σ-Δ ADC Speed and Performance Resolution ODR	High resolution mode Low power mode	24		16 8	Bits kSPS kSPS
No Missing Codes		24			Bits
AC Accuracy Dynamic Range	Shorted inputs, PGA _{GAIN} = 1				
16 kSPS	High resolution mode		108		dB
4 kSPS	High resolution mode		116		dB
1 kSPS	Low power mode		106		dB
THD	Low power mode		116		dB
–0.5 dBFS, high resolution mode			–109		dB
–0.5 dBFS, low power mode			–105		dB
SINAD	f _{IN} = 60 Hz		106		dB
SFDR	High resolution mode, 16 kSPS, PGA _{GAIN} = 1		132		dB
Intermodulation Distortion (IMD)	f _A = 50 Hz, f _B = 51 Hz, high resolution mode		–125		dB
	f _A = 50 Hz, f _B = 51 Hz, low power mode		–105		dB
DC Power Supply Rejection	AVDD1x = 3.3 V	80	–90		dB
DC Common-Mode Rejection Ratio					dB
Crosstalk			–120		dB

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DC ACCURACY					
INL	Endpoint method, $\text{PGA}_{\text{GAIN}} = 1$		± 7	± 15	ppm of FSR
Offset Error	Other PGA gains		± 3	± 15	ppm of FSR
Offset Error Drift			± 40	± 125	μV
Offset Error Drift vs. Time			± 0.5		$\mu\text{V}/^{\circ}\text{C}$
Offset Matching			-2		$\mu\text{V}/1000 \text{ hrs}$
Gain Error			25		μV
Gain Drift vs. Temperature	$\text{PGA}_{\text{GAIN}} = 1$		± 0.1		% FS
Gain Matching			± 0.75		ppm/ $^{\circ}\text{C}$
			± 0.1		%
SAR ADC					
Speed and Performance			12		
Resolution			AVSS4 + 0.1		Bits
Analog Input Range			AVSS4 + 0.1	AVDD4 - 0.1	V
Analog Input Common-Mode Range			(AVDD4 + AVSS4)/2	AVDD4 - 0.1	V
Analog Input Dynamic Current	256 kSPS, 0 dBFS		± 100		nA
Throughput				256	kSPS
DC Accuracy	Differential mode				
INL			1.5		LSB
DNL	No missing codes (12-bit)	-0.99		+1	LSB
Offset			1		LSB
Gain			12		LSB
AC Performance					
SNR	1 kHz		66		dB
THD	1 kHz		-81		dB
VCM PIN					
Output			(AVDD1x + AVSSx)/2		V
Load Current, I_L			1		mA
Load Regulation, $\Delta V_{\text{OUT}}/\Delta I_L$			12		mV/mA
Short-Circuit Current			5		mA
LOGIC INPUTS					
Input High Voltage, V_{IH}		0.7 \times IOVDD			V
Input Low Voltage, V_{IL}			0.4		V
Hysteresis		0.1			V
Input Currents		-10	+10		μA
LOGIC OUTPUTS ³					
Output High Voltage, V_{OH}	$\text{IOVDD} \geq 3 \text{ V}$, $I_{\text{SOURCE}} = 1 \text{ mA}$ $2.3 \leq \text{IOVDD} < 3 \text{ V}$, $I_{\text{SOURCE}} = 500 \mu\text{A}$ $\text{IOVDD} < 2.3 \text{ V}$, $I_{\text{SOURCE}} = 200 \mu\text{A}$	0.8 \times IOVDD 0.8 \times IOVDD 0.8 \times IOVDD			V
Output Low Voltage, V_{OL}	$\text{IOVDD} \geq 3 \text{ V}$, $I_{\text{SINK}} = 2 \text{ mA}$ $2.3 \leq \text{IOVDD} < 3 \text{ V}$, $I_{\text{SINK}} = 1 \text{ mA}$ $\text{IOVDD} < 2.3 \text{ V}$, $I_{\text{SINK}} = 100 \mu\text{A}$		0.4 0.4 0.4		V
Leakage Current	Floating state	-10	+10		μA
Output Capacitance	Floating state		10		pF
$\Sigma\Delta$ ADC Data Output Coding			Twos complement		
SAR ADC Data Output Coding			Binary		

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLIES	All Σ-Δ channels enabled				
AVDD1x – AVSSx		3.0		3.6	V
I _{AVDD1x} ^{4, 5}	Reference buffer pre-Q, VCM enabled, internal reference enabled				
	High resolution mode	17	22.7		mA
	Low power mode	4.5	6.1		mA
	Reference buffer enabled, VCM enabled, internal reference enabled				
	High resolution mode	19	25.5		mA
	Low power mode	5	6.8		mA
	Reference buffer disabled, VCM disabled, internal reference disabled				
	High resolution mode	13	17.8		mA
	Low power mode	3.5	4.8		mA
AVDD2x – AVSSx		2.2		3.6	V
I _{AVDD2x}	High resolution mode	9	9.45		mA
	Low power mode	3.5	3.7		mA
AVDD4 – AVSSx		AVDD1x – 0.3		AVDD1x	V
I _{AVDD4}	SAR enabled	1.7	2		mA
	SAR disabled	1	10		μA
AVSSx – DGND		-1.8	0		V
IOVDD – DGND		1.8	3.6		V
I _{IOVDD}	High resolution mode	8	10.7		mA
	Low power mode	3	4.4		mA
Power Dissipation ⁶	Internal buffers bypassed, internal reference disabled, internal oscillator disabled, SAR disabled				
High Resolution Mode	16 kSPS	86	133		mW
Low Power Mode	4 kSPS	27	44		mW
Power-Down	All ADCs disabled	530			μW

¹ AVSSx is used to refer to the following pins: AVSS1A, AVSS1B, AVSS2B, and AVSS2A. This term is used throughout the data sheet.

² At temperatures higher than 105°C, the device can be operated normally, though slight degradation on the maximum/minimum specifications is expected because these specifications are only guaranteed up to 105°C. See the Typical Performance Characteristics section for plots showing the typical performance of the device at high temperatures.

³ The SDO pin and the DOUTx pin are configured in the default mode of strength.

⁴ AVDD1x = 3.3 V, AVSSx = GND = ground, IOVDD = 1.8 V, CMOS clock.

⁵ Disabling either the VCM pin or the internal reference results in a 40 μA typical current consumption reduction.

⁶ Power dissipation is calculated using the maximum supply voltage, 3.6 V.


DOUT_x TIMING CHARACTERISTICS

AVDD1x/AVSSx = ± 1.65 V, 3.3 V/AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx– = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX}, unless otherwise noted.

Table 2.

Parameter	Description ¹	Test Conditions/Comments	Min	Typ	Max	Unit
t ₁	MCLK frequency	50:50	0.655	8.192		MHz
t ₂	MCLK low time		60			ns
t ₃	MCLK high time		60			ns
t ₄	DCLK _x high time	MCLK/2	121			ns
t ₅	DCLK _x low time	MCLK/2	121			ns
t ₆	MCLK falling edge to DCLK rising edge			45		ns
t ₇	MCLK falling edge to DCLK falling edge			45		ns
t ₈	DCLK _x rising edge to <u>DRDY</u> rising edge		2			ns
t ₉	DCLK _x rising edge to DRDY falling edge		1			ns
t ₁₀	DOUT _x setup time		20			ns
t ₁₁	DOUT _x hold time		20			ns

¹ All input signals are specified with t_R = t_F = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (V_{IL} + V_{IH})/2.



13295-002

Figure 2. Data Interface Timing Diagram


SPI TIMING CHARACTERISTICS

AVDD1x/AVSSx = ± 1.65 V, 3.3 V/AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx– = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX} , unless otherwise noted.

Table 3.

Parameter	Description ¹	Test Conditions/Comments	Min	Typ	Max	Unit
t_{12}	SCLK period	50:50			30	MHz
t_{13}	SCLK low time		7		ns	
t_{14}	SCLK high time		7		ns	
t_{15}	SCLK rising edge to \overline{CS} falling edge		10		ns	
t_{16}	\overline{CS} falling edge to SCLK rising edge		10		ns	
t_{17}	SCLK rising edge to \overline{CS} rising edge		10		ns	
t_{18}	\overline{CS} rising edge to SCLK rising edge		10		ns	
t_{19}	Minimum \overline{CS} high time		10		ns	
t_{20}	SDI setup time		5		ns	
t_{21}	SDI hold time		5		ns	
t_{22A}	\overline{CS} falling edge to SDO enable (SPI = Mode 0)		30		ns	
t_{22B}	SCLK falling edge to SDO enable (SPI = Mode 1)		49		ns	
t_{23}	SDO setup time		10		ns	
t_{24}	SDO hold time		10		ns	
t_{25}	\overline{CS} rising edge to SDO disable		30		ns	

¹ All input signals are specified with $t_R = t_F = 1$ ns/V (10% to 90% of IOVDD) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.



13295-003

Figure 3. SPI Control Interface Timing Diagram


SYNCHRONIZATION PINS AND RESET TIMING CHARACTERISTICS

AVDD1x/AVSSx = ± 1.65 V, 3.3 V/AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx– = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX} , unless otherwise noted.

Table 4.

Parameter	Description ¹	Test Conditions/Comments	Min	Typ	Max	Unit
t_{26}	START setup time		10			ns
t_{27}	START hold time	MCLK				ns
t_{28}	MCLK falling edge to <u>SYNC_OUT</u> falling edge	MCLK				ns
t_{29}	<u>SYNC_IN</u> setup time	10				ns
t_{30}	<u>SYNC_IN</u> hold time	MCLK				ns
$t_{INIT_SYNC_IN}$	<u>SYNC_IN</u> rising edge to first <u>DRDY</u>	16 kSPS, HR mode	145			μ s
t_{INIT_RESET}	<u>RESET</u> rising edge to first <u>DRDY</u>	16 kSPS, HR mode	225			μ s
t_{31}	<u>RESET</u> hold time	2 \times MCLK				ns
t_{POWER_UP}	Start time	t_{POWER_UP} is not shown in Figure 4	2			ms

¹ All input signals are specified with $t_R = t_F = 1$ ns/V (10% to 90% of IOVDD) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.



13285-004

Figure 4. Synchronization Pins and Reset Control Interface Timing Diagram

SAR ADC TIMING CHARACTERISTICS

AVDD1x/AVSSx = ± 1.65 V, 3.3 V/AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx– = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications at T_{MIN} to T_{MAX} , unless otherwise noted.

Table 5.

Parameter	Description ¹	Min	Typ	Max	Unit
t_{32}	Conversion time	1		3.4	μ s
t_{33}	Acquisition time ²	500			ns
t_{34}	Delay time	50			ns
t_{35}	Throughput data			256	kSPS

¹ All input signals are specified with $t_R = t_F = 1$ ns/V (10% to 90% of IOVDD) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.

² Direct mode enabled. If deglitch mode is enabled, add 1.5/MCLK.




Figure 5. SAR ADC Timing Diagram

GPIO SRC UPDATE TIMING CHARACTERISTICS

AVDD1x/AVSSx = ± 1.65 V, 3.3 V/AGND, AVDD2 – AVSSx = 2.2 V to 3.6 V; IOVDD = 1.8 V to 3.6 V; DGND = 0 V, REFx+/REFx– = 2.5 V (internal/external), MCLK = 8192 kHz; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 6.

Parameter	Description ¹	Min	Typ	Max	Unit
t_{36}	GPIO2 setup time	10			ns
t_{37}	GPIO2 hold time—high resolution mode	MCLK			ns
t_{37}	GPIO2 hold time—low power mode	2 × MCLK			
t_{38}	MCLK rising edge to GPIO1 rising edge time	20			ns
t_{39}	GPIO0 setup time	5			ns
t_{40}	GPIO0 hold time	MCLK			ns

¹ All input signals are specified with $t_R = t_F = 1$ ns/V (10% to 90% of IOVDD) and timed from a voltage level of $(V_{IL} + V_{IH})/2$.




Figure 6. GPIOs for SRC Update Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
Any Supply Pin to AVSSx	-0.3 V to +3.96 V
AVSSx to DGND	-1.98 V to +0.3 V
AREGxCAP to AVSSx	-0.3 V to +1.98 V
DREGCAP to DGND	-0.3 V to +1.98 V
IOVDD to DGND	-0.3 V to +3.96 V
IOVDD to AVSSx	-0.3 V to +5.94 V
AVDD4 to AVSSx	AVDD1x – 0.3 V to 3.96 V
Analog Input Voltage	AVSSx – 0.3 V to AVDD1x + 0.3 V or 3.96 V (whichever is less)
REFx± Input Voltage	AVSSx – 0.3 V to AVDD1x + 0.3 V or 3.96 V (whichever is less)
AUXAIN±	AVSSx – 0.3 V to AVDD4 + 0.1 V or 3.96 V (whichever is less)
Digital Input Voltage to DGND	DGND – 0.3 V to IOVDD + 0.3 V or 3.96 V (whichever is less)
Digital Output Voltage to DGND	DGND – 0.3 V to IOVDD + 0.3 V or 3.96 V (whichever is less)
XTAL1 to DGND	DGND – 0.3 V to DREGCAP + 0.3 V or 1.98 V (whichever is less)
AINx±, AUXAIN±, and Digital Input Current	±10 mA
Operating Temperature Range	-40°C to +125°C
Junction Temperature, T _j Maximum	150°C
Storage Temperature Range	-65°C to +150°C
Reflow Soldering ESD	260°C 2 kV
Field Induced Charged Device Model (FICDM)	500 V

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 8. Thermal Resistance

Package Type ¹	θ _{JA}	θ _{JB}	Ψ _{JT}	Ψ _{JB}	Unit
64-Lead LFCSP	30.43	N/A ²	0.13	6.59	°C/W
	22.62	3.17	0.09	3.19	°C/W

¹ Thermal impedance simulated values are based on a JEDEC 252P thermal test board. See JEDEC JESD51.


² N/A means not applicable.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS


NOTES

1. EXPOSED PAD. CONNECT THE EXPOSED PAD TO AVSSx.

13295-007

Figure 7. Pin Configuration

Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Type	Direction	Description
1	AIN0-	Analog input	Input	Analog Input Channel 0, Negative.
2	AIN0+	Analog input	Input	Analog Input Channel 0, Positive.
3	AIN1-	Analog input	Input	Analog Input Channel 1, Negative.
4	AIN1+	Analog input	Input	Analog Input Channel 1, Positive.
5	AVSS1A	Supply	Supply	Negative Front-End Analog Supply for Channel 0 to Channel 3, Typical at –1.65 V (Dual Supply) and AGND (Single Supply). Connect all the AVSSx pins to the same potential.
6	AVDD1A	Supply	Supply	Positive Front-End Analog Supply for Channel 0 to Channel 3, Typical at AVSSx + 3.3 V. Connect this pin to AVDD1B.
7	REF1–	Reference	Input	Negative Reference Input 1 for Channel 0 to Channel 3, Typical at AVSSx. Connect all the REFx– pins to the same potential.
8	REF1+	Reference	Input	Positive Reference Input 1 for Channel 0 to Channel 3, Typical at REF1– + 2.5 V.
9	AIN2–	Analog input	Input	Analog Input Channel 2, Negative.
10	AIN2+	Analog input	Input	Analog Input Channel 2, Positive.
11	AIN3–	Analog input	Input	Analog Input Channel 3, Negative.
12	AIN3+	Analog input	Input	Analog Input Channel 3, Positive.
13	MODE0/GPIO0	Digital I/O	I/O	Mode 0 Input Pin in Pin Control Mode (MODE0). See Table 18 for more details. Configurable General-Purpose Input/Output 0 in SPI Control Mode (GPIO0). If not in use, connect this pin to DGND or IOVDD.
14	MODE1/GPIO1	Digital I/O	I/O	Mode 1 Input Pin in Pin Control Mode (MODE1). See Table 18 for more details. Configurable General-Purpose Input/Output 1 in SPI Control Mode (GPIO1). If not in use, connect this pin to DGND or IOVDD.
15	MODE2/GPIO2	Digital I/O	I/O	Mode 2 Input Pin in Pin Control Mode (MODE2). See Table 18 for more details. Configurable General-Purpose Input/Output 2 in SPI Control Mode (GPIO2). If not in use, connect this pin to DGND or IOVDD.
16	MODE3/ALERT	Digital I/O	I/O	Mode 3 Input Pin in Pin Control Mode (MODE3). See Table 18 for more details. Alert Output Pin in SPI Control Mode (ALERT).

Pin No.	Mnemonic	Type	Direction	Description
17	CONVST_SAR	Digital input	Input	$\Sigma\Delta$ Output Interface Selection Pin in Pin Control Mode. See Table 17 for more details. This pin also functions as the start for the SAR conversion in SPI control mode.
18	ALERT/ \overline{CS}	Digital input	Input	Alert Output Pin in Pin Control Mode (ALERT). Chip Select Pin in SPI Control Mode (\overline{CS}).
19	DCLK2/SCLK	Digital input	Input	DCLK Frequency Selection Pin 2 in Pin Control Mode (DCLK2). See Table 19 for more details.
20	DCLK1/SDI	Digital input	Input	SPI Clock in SPI Control Mode (SCLK). DCLK Frequency Selection Pin 1 in Pin Control Mode (DCLK1). See Table 19 for more details.
21	DCLK0/SDO	Digital output	Output	SPI Data Input in SPI Control Mode (SDI). Connect this pin to DGND if the device is configured in pin control mode with the SPI as the data output interface. DCLK Frequency Selection Pin 0 in Pin Control Mode (DCLK0). See Table 19 for more details.
22	DGND	Supply	Supply	Digital Ground.
23	DREGCAP	Supply	Output	Digital LDO Output. Decouple this pin to DGND with a 1 μ F capacitor.
24	IOVDD	Supply	Supply	Digital Levels Input/Output and Digital LDO (DLDO) Supply from 1.8 V to 3.6 V. IOVDD must not be lower than DREGCAP.
25	DOUT3	Digital output	I/O	Data Output Pin 3. If the device is configured in daisy-chain mode, this pin acts as an input pin. See the Daisy-Chain Mode section for more details.
26	DOUT2	Digital output	I/O	Data Output Pin 2. If the device is configured in daisy-chain mode, this pin acts as an input pin. See the Daisy-Chain Mode section for more details.
27	DOUT1	Digital output	Output	Data Output Pin 1.
28	DOUT0	Digital output	Output	Data Output Pin 0.
29	DCLK	Digital output	Output	Data Output Clock.
30	DRDY	Digital output	Output	Data Output Ready Pin.
31	XTAL1	Clock	Input	Crystal 1 Input Connection. If CMOS is used as a clock source, tie this pin to DGND. See Table 16 for more details.
32	XTAL2/MCLK	Clock	Input	Crystal 2 Input Connection (XTAL2). See Table 16 for more details. CMOS Clock (MCLK). See Table 16 for more details.
33	<u>START</u>	Digital input	Input	<u>Synchronization Pulse</u> . This pin is used to synchronize internally an external <u>START</u> asynchronous pulse with MCLK. The synchronize signal is shift out by the <u>SYNC_OUT</u> pin. If not in use, tie this pin to DGND. See the Phase Adjustment section and the Digital Reset and Synchronization Pins section for more details.
34	<u>SYNC_OUT</u>	Digital output	Input	<u>Synchronization Signal</u> . This pin generates a synchronous pulse generated and driven by hardware (via the <u>START</u> pin) or by software (<u>GENERAL_USER_CONFIG_2</u> , Bit 0). If this pin is in use, it must be wired to the <u>SYNC_IN</u> pin. See the Phase Adjustment and the Digital Reset and Synchronization Pins section for more details.
35	<u>SYNC_IN</u>	Digital input	Input	Reset for the Internal Digital Block and Synchronize for Multiple Devices. See the Digital Reset and Synchronization Pins section for more details.
36	<u>RESET</u>	Digital input	Input	Asynchronous Reset Pin. This pin resets all registers to their default value. It is recommended to generate a pulse on this pin after the device is powered up because a slow slew rate in the supplies may generate an incorrect initialization in the digital block.
37	AIN7+	Analog input	Input	Analog Input Channel 7, Positive.
38	AIN7-	Analog input	Input	Analog Input Channel 7, Negative.
39	AIN6+	Analog input	Input	Analog Input Channel 6, Positive.
40	AIN6-	Analog input	Input	Analog Input Channel 6, Negative.
41	REF2+	Reference	Input	Positive Reference Input 2 for Channel 4 to Channel 7, Typical at REF2+ + 2.5 V.
42	REF2-	Reference	Input	Negative Reference Input 2 for Channel 4 to Channel 7, Typical at AVSSx. Connect all the REFx- pins to the same potential.
43	AVDD1B	Supply	Supply	Positive Front-End Analog Supply for Channel 4 to Channel 7. Connect this pin to AVDD1A.
44	AVSS1B	Supply	Supply	Negative Front-End Analog Supply for Channel 4 to Channel 7, Typical at -1.65 V (Dual Supply) or AGND (Single Supply). Connect all the AVSSx pins together.

Pin No.	Mnemonic	Type	Direction	Description
45	AIN5+	Analog input	Input	Analog Input Channel 5, Positive.
46	AIN5-	Analog input	Input	Analog Input Channel 5, Negative.
47	AIN4+	Analog input	Input	Analog Input Channel 4, Positive.
48	AIN4-	Analog input	Input	Analog Input Channel 4, Negative.
49	REF_OUT	Reference	Output	2.5 V Reference Output. Connect a 100 nF capacitor on this pin if using the internal reference.
50	AVSS2B	Supply	Supply	Negative Analog Supply. Connect all the AVSSx pins together.
51	AREG2CAP	Supply	Output	Analog LDO Output 2. Decouple this pin to AVSS2B with a 1 μ F capacitor.
52	AVDD2B	Supply	Supply	Positive Analog Supply. Connect this pin to AVDD2A.
53	AVSS3	Supply	Supply	Negative Analog Ground. Connect all the AVSSx pins together.
54	FORMAT1	Digital input	Input	Output Data Frame 1. See Table 17 for more details.
55	FORMAT0	Digital input	Input	Output Data Frame 0. See Table 17 for more details.
56	CLK_SEL	Digital input	Input	Select Clock Source. See Table 16 for more details.
57	VCM	Analog output	Output	Common-Mode Voltage Output, Typical at $(AVDD1 + AVSSx)/2$.
58	AVDD2A	Supply	Input	Analog Supply from 2.2 V to 3.6 V. AVSS2x must not be lower than AREGxCAP. Connect this pin to AVDD2B.
59	AREG1CAP	Supply	Output	Analog LDO Output 1. Decouple this pin to AVSS with a 1 μ F capacitor.
60	AVSS2A	Supply	Input	Negative Analog supply. Connect all the AVSSx pins together.
61	AVSS4	Supply	Supply	Negative SAR Analog Supply and Reference. Connect all AVSSx pins together.
62	AVDD4	Supply	Supply	Positive SAR Analog Supply and Reference Source.
63	AUXAIN+	Analog input	Input	Positive SAR Analog Input Channel.
64	AUXAIN-	Analog input	Input	Negative SAR Analog Input Channel.
	EPAD	Supply	Input	Exposed Pad. Connect the exposed pad to AVSSx.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. INL vs. Input Voltage and Channel at 8 kSPS, High Resolution Mode




Figure 11. INL vs. Input Voltage and Channel at 2 kSPS, Low Power Mode




Figure 9. INL vs. Input Voltage and PGA Gain at 8 kSPS, High Resolution Mode




Figure 12. INL vs. Input Voltage and PGA Gain at 2 kSPS, Low Power Mode




Figure 10. INL vs. Input Voltage and Temperature at 8 kSPS, High Resolution Mode




Figure 13. INL vs. Input Voltage and Temperature at 2 kSPS, Low Power Mode




Figure 14. INL vs. Input Voltage and Reference Voltage (V_{REF}) at 8 kSPS, High Resolution Mode




Figure 17. INL vs. Input Voltage and Reference Voltage (V_{REF}) at 2 kSPS, Low Power Mode




Figure 15. INL vs. Input Voltage and V_{CM} at 8 kSPS, High Resolution Mode




Figure 18. INL vs. Input Voltage and V_{CM} at 2 kSPS, Low Power Mode




Figure 16. Noise Histogram at 8 kSPS, High Resolution Mode




Figure 19. Noise Histogram at 2 kSPS, Low Power Mode




Figure 20. Noise vs. Temperature at 8 kSPS, High Resolution Mode




Figure 23. Noise vs. Temperature at 2 kSPS, Low Power Mode




Figure 21. Noise vs. Clock Frequency, High Resolution Mode, Decimation = 256




Figure 24. Noise vs. Clock Frequency at 2 kSPS, Low Power Mode, Decimation = 256




Figure 22. Noise vs. ODR, High Resolution Mode










Figure 25. Noise vs. ODR, Low Power Mode






Figure 32. THD vs. Input Voltage at 2 kSPS, High Resolution Mode
(Input Frequency = 50 Hz)




Figure 33. THD vs. Reference Voltage at 8 kSPS, High Resolution Mode
(Input Frequency = 50 Hz)




Figure 34. THD vs. MCLK Frequency, High Resolution Mode,
Input Frequency (f_{IN}) = 50 Hz, Decimation = 256




Figure 35. THD vs. Input Voltage at 500 SPS, Low Power Mode
(Input Frequency = 50 Hz)




Figure 36. THD vs. Reference Voltage at 2 kSPS, Low Power Mode
(Input Frequency = 50 Hz)




Figure 37. THD vs. MCLK Frequency, Low Power Mode,
Input Frequency (f_{IN}) = 50 Hz, Decimation = 256

