## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

High channel count, $32 \times 16$ high speed, nonblocking switch array
Differential or single-ended operation
Differential G = +1 (AD8104) or G = +2 (AD8105)
Pin compatible with AD8117/AD8118, $32 \times 32$ switch arrays
Flexible power supplies
Single +5 V supply, or dual $\pm 2.5 \mathrm{~V}$ supplies
Serial or parallel programming of switch array
High impedance output disable allows connection of multiple devices with minimal loading on output bus
Excellent video performance
$>50 \mathrm{MHz} 0.1 \mathrm{~dB}$ gain flatness
$0.05 \%$ differential gain error ( $\mathrm{R}_{\mathrm{L}}=150 \Omega$ )
$0.05^{\circ}$ phase error ( $\mathrm{RL}_{\mathrm{L}}=150 \Omega$ )
Excellent ac performance
Bandwidth: $\mathbf{6 0 0}$ MHz
Slew rate: $1800 \mathrm{~V} / \mathrm{\mu s}$
Settling time: $\mathbf{2 . 5}$ ns to $\mathbf{1 \%}$
Low power of 1.7 W
Low all hostile crosstalk
$<-70 \mathrm{~dB}$ at 5 MHz
$<-40 \mathrm{~dB}$ at 600 MHz
Reset pin allows disabling of all outputs (connected through a capacitor to ground provides power-on reset capability) 304-ball BGA package ( $\mathbf{3 1} \mathbf{~ m m} \times 31 \mathrm{~mm}$ )

## APPLICATIONS

Routing of high speed signals including
RGB and component video routing
KVM
Compressed video (MPEG, wavelet)
Data communications

## GENERAL DESCRIPTION

The AD8104/AD8105 are high speed, $32 \times 16$ analog crosspoint switch matrices. They offer 600 MHz bandwidth and slew rate of $1800 \mathrm{~V} / \mu \mathrm{s}$ for high resolution computer graphics (RGB) signal switching. With less than -70 dB of crosstalk and -90 dB isolation (at 5 MHz ), the AD8104/AD8105 are useful in many high speed applications. The 0.1 dB flatness, which is greater than 50 MHz , makes the AD8104/AD8105 ideal for composite video switching.
The AD8104/AD8105 include 16 independent output buffers that can be placed into a high impedance state for paralleling crosspoint outputs so that off-channels present minimal loading to an output bus. The AD8104 has a differential gain of +1 ,

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
while the AD8105 has a differential gain of +2 for ease of use in back-terminated load applications. They operate as fully differential devices or can be configured for single-ended operation. Either a single +5 V supply or dual $\pm 2.5 \mathrm{~V}$ supplies can be used, while consuming only 340 mA of idle current with all outputs enabled. The channel switching is performed via a double-buffered, serial digital control (which can accommodate daisy-chaining of several devices), or via a parallel control, allowing updating of an individual output without reprogramming the entire array.
The AD8104/AD8105 are packaged in a 304-ball BGA package and are available over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^0]
## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram .....  1
General Description ..... 1
Revision History ..... 2
Specifications. ..... 3
Timing Characteristics (Serial Mode) ..... 5
Timing Characteristics (Parallel Mode) ..... 6
Absolute Maximum Ratings ..... 7
Thermal Resistance ..... 7
Power Dissipation ..... 7
REVISION HISTORY
4/16-Rev. 0 to Rev. A
Changes to Off Isolation, Input to Output Parameter, Table 1 ..... 3
Change to Areas of Crosstalk Section ..... 32
Deleted Figure 73; Renumbered Sequentially ..... 35
Changes to Ordering Guide ..... 36
ESD Caution .....  7
Pin Configuration and Function Descriptions .....  8
Truth Table and Logic Diagram ..... 13
I/O Schematics ..... 15
Typical Performance Characteristics ..... 17
Theory of Operation ..... 25
Applications Information ..... 26
Programming. ..... 26
Operating Modes ..... 27
Outline Dimensions ..... 36
Ordering Guide ..... 36

## 6/07-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}, \text { diff }}=200 \Omega, \mathrm{~V}_{\mathrm{OCM}}=0 \mathrm{~V}$, differential $\mathrm{I} / \mathrm{O}$ mode, unless otherwise noted.
Table 1.


## AD8104/AD8105

| Parameter | Test Conditions/Comments | AD8104/AD8105 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| SWITCHING CHARACTERISTICS <br> Enable On Time Switching Time, 2 V Step Switching Transient (Glitch) | $50 \%$ update to $1 \%$ settling $50 \%$ update to $1 \%$ settling Differential |  | $\begin{aligned} & 100 \\ & 100 \\ & 40 \\ & \hline \end{aligned}$ |  | ns ns mV p-p |
| POWER SUPPLIES <br> Supply Current <br> Supply Voltage Range PSRR | VPOS, outputs enabled, no load VPOS, outputs disabled VNEG, outputs enabled, no load VNEG, outputs disabled VDD, outputs enabled, no load <br> VNEG, VPOS, $\mathrm{f}=1 \mathrm{MHz}$ VOCM, $\mathrm{f}=1 \mathrm{MHz}$ |  | $\begin{aligned} & 340 \\ & 210 \\ & 340 \\ & 210 \\ & 4.5 \mathrm{t} \\ & 85 \\ & 75 \end{aligned}$ | $\begin{aligned} & 420 \\ & 240 \\ & 420 \\ & 240 \\ & 1.2 \end{aligned}$ | mA <br> mA <br> mA <br> mA <br> mA <br> V <br> dB <br> dB |
| OPERATING TEMPERATURE RANGE <br> Temperature Range <br> $\theta_{\mathrm{JA}}$ <br> $\theta_{\jmath}$ | Operating (still air) <br> Operating (still air) <br> Operating (still air) |  | -40 14 1 |  | ${ }^{\circ} \mathrm{C}$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## TIMING CHARACTERISTICS (SERIAL MODE)

Specifications subject to change without notice.
Table 2.

| Parameter | Symbol | Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Serial Data Setup Time | $\mathrm{t}_{1}$ | 40 |  |  | ns |
| $\overline{\text { CLK Pulse Width }}$ | $\mathrm{t}_{2}$ | 50 |  |  | ns |
| Serial Data Hold Time | $\mathrm{t}_{3}$ | 50 |  |  | ns |
| $\overline{\text { CLK Pulse Separation }}$ | $\mathrm{t}_{4}$ | 150 |  |  | ns |
| $\overline{\text { CLK }}$ to UPDATE Delay | $\mathrm{t}_{5}$ | 10 |  |  | ns |
| UPDATE Pulse Width | $\mathrm{t}_{6}$ | 90 |  |  | ns |
| $\overline{\text { CLK }}$ to DATA OUT Valid | $\mathrm{t}_{7}$ | 120 |  |  | ns |
| Propagation Delay, UPDATE to Switch On or Off |  |  | 100 |  | ns |
| RESET Pulse Width |  | 60 |  |  | ns |
| $\overline{\text { RESET }}$ Time |  |  | 200 |  | ns |



Figure 2. Timing Diagram, Serial Mode
Table 3. Logic Levels

| $\mathrm{V}_{\mathrm{IH}}$ | VIL | V ${ }_{\text {OH }}$ | VoL | $\mathrm{I}_{\mathrm{H}}$ | IL | Іон | IoL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RESET, }}$ <br> $\overline{\text { SER/PAR, }} \overline{C L K}$, <br> DATA IN, <br> UPDATE | $\overline{\text { RESET, }}$ <br> $\overline{\mathrm{SER}} / \mathrm{PAR}, \overline{\mathrm{CLK}}$, <br> DATA IN, | DATA OUT | DATA OUT | $\overline{\text { RESET }}^{1}$, $\overline{\mathrm{SER}} / \mathrm{PAR}, \overline{\mathrm{CLK}}$, DATA IN, UPDATE | $\overline{\text { RESET }}^{1}$, $\overline{\mathrm{SER}} / \mathrm{PAR}, \overline{\mathrm{CLK}}$, DATA IN, UPDATE | DATA OUT | DATA OUT |
| 2.0 V min | 0.6 V max | $\begin{aligned} & \text { VDD }-0.3 \mathrm{~V} \\ & \text { min } \end{aligned}$ | $\begin{aligned} & \hline \text { DGND + } \\ & 0.5 \mathrm{~V} \text { max } \end{aligned}$ | $1 \mu \mathrm{~A}$ max | $-1 \mu \mathrm{Amin}$ | -1 mA max | 1 mA min |

[^1]
## AD8104/AD8105

## TIMING CHARACTERISTICS (PARALLEL MODE)

Specifications subject to change without notice.
Table 4.

| Parameter | Symbol | Limit |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Parallel Data Setup Time | $\mathrm{t}_{1}$ | 80 |  |  | ns |
| WE Pulse Width | $\mathrm{t}_{2}$ | 110 |  |  | ns |
| Parallel Data Hold Time | $\mathrm{t}_{3}$ | 150 |  |  | ns |
| $\overline{\text { WE Pulse Separation }}$ | $\mathrm{t}_{4}$ | 90 |  |  | ns |
| $\overline{\text { WE }}$ to $\overline{\text { UPDATE }}$ Delay | $\mathrm{t}_{5}$ | 10 |  |  | ns |
| UPDATE Pulse Width | $\mathrm{t}_{6}$ | 90 |  |  | ns |
| Propagation Delay, $\overline{\text { UPDATE }}$ to Switch On or Off |  |  | 100 |  | ns |
| $\overline{\text { RESET Pulse Width }}$ |  | 60 |  |  | ns |
| $\overline{\text { RESET }}$ Time |  |  | 200 |  | ns |



Figure 3. Timing Diagram, Parallel Mode
Table 5. Logic Levels

| $\mathrm{V}_{\mathbf{H}}$ | VIL | Voн | VoL | $\mathbf{I I H}^{\text {H}}$ | ILL | Іон | IoL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \overline{\mathrm{RESET}} \overline{\mathrm{SER}} / \mathrm{PAR}, \\ & \overline{\mathrm{WE}, ~ D 0, ~ D 1, ~ D 2, ~} \\ & \mathrm{D} 3, \mathrm{D} 4, ~ D 5, ~ A 0, \\ & \mathrm{~A} 1, \mathrm{~A} 2, ~ A 3, \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{RESET}} \overline{\mathrm{SER}} / \mathrm{PAR}, \\ & \overline{\mathrm{WE}, ~ D 0, ~ D 1, ~ D 2, ~} \\ & \mathrm{D} 3, \mathrm{D} 4, ~ D 5, ~ A 0, \\ & \mathrm{~A} 1, \mathrm{~A} 2, \mathrm{~A} 3, \end{aligned}$ | DATA OUT | DATA OUT | $\begin{aligned} & \hline \overline{\mathrm{RESET}}^{1}, \overline{\mathrm{SER}} / \mathrm{PAR}, \overline{\mathrm{WE}}, \\ & \mathrm{D} 0, \mathrm{D} 1, \mathrm{D} 2, \mathrm{D} 3, \mathrm{D} 4, \\ & \mathrm{D} 5, \mathrm{AO}, \mathrm{~A} 1, \mathrm{~A} 2, \mathrm{~A} 3, \end{aligned}$ | $\begin{aligned} & \hline \overline{\mathrm{RESET}}^{1}, \overline{\mathrm{SER}} / \mathrm{PAR}, \\ & \overline{\mathrm{WE}, ~ D 0, ~ D 1, ~ D 2, ~} \\ & \mathrm{D} 3, \mathrm{D} 4, \mathrm{D} 5, \mathrm{AO}, \mathrm{~A} 1, \\ & \mathrm{~A} 2, \mathrm{~A} 3, \mathrm{UPDATE} \end{aligned}$ | DATA OUT | DATA OUT |
| 2.0 V min | 0.6 V max | Disabled | Disabled | $1 \mu \mathrm{~A}$ max | $-1 \mu \mathrm{~A}$ min | Disabled | Disabled |

[^2]
## ABSOLUTE MAXIMUM RATINGS

Table 6.

| Parameter | Rating |
| :--- | :--- |
| Analog Supply Voltage (VPOS - VNEG) | 6 V |
| Digital Supply Voltage (VDD - DGND) | 6 V |
| Ground Potential Difference (VNEG - DGND) | +0.5 V to -2.5 V |
| Maximum Potential Difference (VDD - VNEG) | 8 V |
| Common-Mode Analog Input Voltage | VNEG to VPOS |
| Differential Analog Input Voltage | $\pm 2 \mathrm{~V}$ |
| Digital Input Voltage | VDD |
| Output Voltage (Disabled Analog Output) | $($ VPOS $-1 \mathrm{~V})$ to |
|  | $($ VNEG $+1 \mathrm{~V})$ |
| Output Short-Circuit Duration | Momentary |
| Output Short-Circuit Current | 80 mA |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec$)$ | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{IA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\text {JА }}$ | $\boldsymbol{\theta}_{\text {лс }}$ | $\boldsymbol{\theta}_{\text {лв }}$ | $\boldsymbol{\psi}_{\text {лт }}$ | $\boldsymbol{\psi}_{\text {вв }}$ | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $304-$ Ball BGA | 14 | 1 | 6.5 | 0.6 | 5.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## POWER DISSIPATION

The AD8104/AD8105 are operated with $\pm 2.5 \mathrm{~V}$ or +5 V supplies and can drive loads down to $100 \Omega$, resulting in a large range of possible power dissipations. For this reason, extra care must be taken derating the operating conditions based on ambient temperature.
Packaged in a 304 -ball BGA, the AD8104/AD8105 junction-toambient thermal impedance $\left(\theta_{\mathrm{JA}}\right)$ is $14^{\circ} \mathrm{C} / \mathrm{W}$. For long-term reliability, the maximum allowed junction temperature of the die should not exceed $150^{\circ} \mathrm{C}$. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in stresses exerted on the die by the package. Exceeding a junction temperature of $175^{\circ} \mathrm{C}$ for an extended period can result in device failure. The following curve shows the range of allowed internal die power dissipations that meet these conditions over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range. When using Table 6, do not include external load power in the maximum power calculation, but do include load current dropped on the die output transistors.


Figure 4. Maximum Die Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS


Figure 6. 304-Ball BGA Pin Configuration (Top View)
Table 8. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A1 | VPOS | Analog Positive Power Supply. |
| A2 | VPOS | Analog Positive Power Supply. |
| A3 | VPOS | Analog Positive Power Supply. |
| A4 | NC | No Connect. |
| A5 | NC | No Connect. |
| A6 | NC | No Connect. |
| A7 | NC | No Connect. |
| A8 | NC | No Connect. |
| A9 | NC | No Connect. |
| A10 | NC | No Connect. |
| A11 | NC | No Connect. |
| A12 | NC | No Connect. |
| A13 | NC | No Connect. |
| A14 | NC | No Connect. |
| A15 | NC | No Connect. |
| A16 | NC | No Connect. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A17 | NC | No Connect. |
| A18 | NC | No Connect. |
| A19 | NC | No Connect. |
| A20 | VPOS | Analog Positive Power Supply. |
| A21 | VPOS | Analog Positive Power Supply. |
| A22 | VPOS | Analog Positive Power Supply. |
| A23 | VPOS | Analog Positive Power Supply. |
| B1 | VPOS | Analog Positive Power Supply. |
| B2 | VPOS | Analog Positive Power Supply. |
| B3 | VPOS | Analog Positive Power Supply. |
| B4 | VPOS | Analog Positive Power Supply. |
| B5 | NC | No Connect. |
| B6 | NC | No Connect. |
| B7 | NC | No Connect. |
| B8 | NC | No Connect. |
| B9 | NC | No Connect. |


| Pin No. | Mnemonic | Description | Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B10 | NC | No Connect. | D16 | VNEG | Analog Negative Power Supply. |
| B11 | NC | No Connect. | D17 | VNEG | Analog Negative Power Supply. |
| B12 | NC | No Connect. | D18 | VNEG | Analog Negative Power Supply. |
| B13 | NC | No Connect. | D19 | VOCM | Output Common-Mode Reference |
| B14 | NC | No Connect. |  |  | Supply. |
| B15 | NC | No Connect. | D20 | VNEG | Analog Negative Power Supply. |
| B16 | NC | No Connect. | D21 | VPOS | Analog Positive Power Supply. |
| B17 | NC | No Connect. | D22 | VPOS | Analog Positive Power Supply. |
| B18 | NC | No Connect. | D23 | IN16 | Input Number 16, Negative Phase. |
| B19 | NC | No Connect. | E1 | IP1 | Input Number 1, Positive Phase. |
| B20 | NC | No Connect. | E2 | INO | Input Number 0, Negative Phase. |
| B21 | VPOS | Analog Positive Power Supply. | E3 | VNEG | Analog Negative Power Supply. |
| B22 B23 | VPOS | Analog Positive Power Supply. Analog Positive Power Supply. | E4 | VOCM | Output Common-Mode Reference Supply. |
| B23 | VPOS | Analog Positive Power Supply. |  |  |  |
| C1 C2 | VPOS | Analog Positive Power Supply. Analog Positive Power Supply. | E20 | VOCM | Output Common-Mode Reference Supply. |
| C3 | VPPOS | Analog Positive Power Supply. | E21 | VNEG | Analog Negative Power Supply. |
| C4 | VPOS | Analog Positive Power Supply. | E22 | IN17 | Input Number 17, Negative Phase. |
| C5 | VNEG | Analog Negative Power Supply. | E23 | IP16 | Input Number 16, Positive Phase. |
| C6 | VNEG | Analog Negative Power Supply. | F1 | IN1 | Input Number 1, Negative Phase. |
| C7 | VNEG | Analog Negative Power Supply. | F2 | IP2 | Input Number 2, Positive Phase. |
| C8 | VNEG | Analog Negative Power Supply. | F3 | VNEG | Analog Negative Power Supply. |
| C9 | VNEG | Analog Negative Power Supply. | F4 | VDD | Logic Positive Power Supply. |
| C10 | VNEG | Analog Negative Power Supply. | F20 | VDD | Logic Positive Power Supply. |
| C11 | VPOS | Analog Positive Power Supply. | F21 | VNEG | Analog Negative Power Supply. |
| C12 | VPOS | Analog Positive Power Supply. | F22 | IP17 | Input Number 17, Positive Phase. |
| C13 | VPOS | Analog Positive Power Supply. | F23 | IN18 | Input Number 18, Negative Phase. |
| C14 | VNEG | Analog Negative Power Supply. | G1 | IP3 | Input Number 3, Positive Phase. |
| C15 | VNEG | Analog Negative Power Supply. | G2 | IN2 | Input Number 2, Negative Phase. |
| C16 | VNEG | Analog Negative Power Supply. | G3 | VNEG | Analog Negative Power Supply. |
| C17 | VNEG | Analog Negative Power Supply. | G4 | DGND | Logic Negative Power Supply. |
| C18 | VNEG | Analog Negative Power Supply. | G20 | DGND | Logic Negative Power Supply. |
| C19 | VNEG | Analog Negative Power Supply. | G21 | VNEG | Analog Negative Power Supply. |
| C20 | VPOS | Analog Positive Power Supply. | G22 | IN19 | Input Number 19, Negative Phase. |
| C21 | VPOS | Analog Positive Power Supply. | G23 | IP18 | Input Number 18, Positive Phase. |
| C22 | VPOS | Analog Positive Power Supply. | H1 | IN3 | Input Number 3, Negative Phase. |
| C23 | VPOS | Analog Positive Power Supply. | H2 | IP4 | Input Number 4, Positive Phase. |
| D1 | VPOS | Analog Positive Power Supply. | H3 | VNEG | Analog Negative Power Supply. |
| D2 | IPO | Input Number 0, Positive Phase. | H4 | DATA OUT | Control Pin: Serial Data Out. |
| D3 | VPOS | Analog Positive Power Supply. | H20 | $\overline{\text { RESET }}$ | Control Pin: Second Rank Data Reset. |
| D4 | VNEG | Analog Negative Power Supply. | H21 | VNEG | Analog Negative Power Supply. |
| D5 | VOCM | Output Common-Mode Reference Supply. | H 22 H 23 | $\begin{aligned} & \text { IP19 } \\ & \text { IN20 } \end{aligned}$ | Input Number 19, Positive Phase. Input Number 20, Negative Phase. |
| D6 | VNEG | Analog Negative Power Supply. | J1 | IP5 | Input Number 5, Positive Phase. |
| D7 | VNEG | Analog Negative Power Supply. | J2 | IN4 | Input Number 4, Negative Phase. |
| D8 | VNEG | Analog Negative Power Supply. | J3 | VNEG | Analog Negative Power Supply. |
| D9 | VNEG | Analog Negative Power Supply. | J4 | $\overline{\text { CLK }}$ | Control Pin: Serial Data Clock. |
| D10 | VNEG | Analog Negative Power Supply. | J20 | UPDATE | Control Pin: Second Rank Write Strobe. |
| D11 | VPOS | Analog Positive Power Supply. | J21 | VNEG | Analog Negative Power Supply. |
| D12 | VPOS | Analog Positive Power Supply. | J22 | IN21 | Input Number 21, Negative Phase. |
| D13 | VPOS | Analog Positive Power Supply. | J23 | IP20 | Input Number 20, Positive Phase. |
| D14 | VNEG | Analog Negative Power Supply. | K1 |  |  |
| D15 | VNEG | Analog Negative Power Supply. |  |  |  |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| K2 | IP6 | Input Number 6, Positive Phase. |
| K3 | VNEG | Analog Negative Power Supply. |
| K4 | DATA IN | Control Pin: Serial Data In. |
| K20 | $\overline{\text { WE }}$ | Control Pin: First Rank Write Strobe. |
| K21 | VNEG | Analog Negative Power Supply. |
| K22 | IP21 | Input Number 21, Positive Phase. |
| K23 | IN22 | Input Number 22, Negative Phase. |
| L1 | IP7 | Input Number 7, Positive Phase. |
| L2 | IN6 | Input Number 6, Negative Phase. |
| L3 | VPOS | Analog Positive Power Supply. |
| L4 | $\overline{\text { SER/PAR }}$ | Control Pin: Serial/Parallel Mode Select. |
| L20 | D5 | Control Pin: Input Address Bit 5. |
| L21 | VPOS | Analog Positive Power Supply. |
| L22 | IN23 | Input Number 23, Negative Phase. |
| L23 | IP22 | Input Number 22, Positive Phase. |
| M1 | IN7 | Input Number 7, Negative Phase. |
| M2 | IP8 | Input Number 8, Positive Phase. |
| M3 | VPOS | Analog Positive Power Supply. |
| M4 | DGND | Logic Negative Power Supply |
| M20 | D4 | Control Pin: Input Address Bit 4. |
| M21 | VPOS | Analog Positive Power Supply. |
| M22 | IP23 | Input Number 23, Positive Phase. |
| M23 | IN24 | Input Number 24, Negative Phase. |
| N1 | IP9 | Input Number 9, Positive Phase. |
| N2 | IN8 | Input Number 8, Negative Phase. |
| N3 | VPOS | Analog Positive Power Supply. |
| N4 | A3 | Control Pin: Output Address Bit 3. |
| N20 | D3 | Control Pin: Input Address Bit 3. |
| N21 | VPOS | Analog Positive Power Supply. |
| N22 | IN25 | Input Number 25, Negative Phase. |
| N23 | IP24 | Input Number 24, Positive Phase. |
| P1 | IN9 | Input Number 9, Negative Phase. |
| P2 | IP10 | Input Number 10, Positive Phase. |
| P3 | VNEG | Analog Negative Power Supply. |
| P4 | A2 | Control Pin: Output Address Bit 2. |
| P20 | D2 | Control Pin: Input Address Bit 2. |
| P21 | VNEG | Analog Negative Power Supply. |
| P22 | IP25 | Input Number 25, Positive Phase. |
| P23 | IN26 | Input Number 26, Negative Phase. |
| R1 | IP11 | Input Number 11, Positive Phase. |
| R2 | IN10 | Input Number 10, Negative Phase. |
| R3 | VNEG | Analog Negative Power Supply. |
| R4 | A1 | Control Pin: Output Address Bit 1. |
| R20 | D1 | Control Pin: Input Address Bit 1. |
| R21 | VNEG | Analog Negative Power Supply. |
| R22 | IN27 | Input Number 27, Negative Phase. |
| R23 | IP26 | Input Number 26, Positive Phase. |
| T1 | IN11 | Input Number 11, Negative Phase. |
| T2 | IP12 | Input Number 12, Positive Phase. |
| T3 | VNEG | Analog Negative Power Supply. |
| T4 | A0 | Control Pin: Output Address Bit 0. |
| T20 | D0 | Control Pin: Input Address Bit 0. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| T21 | VNEG | Analog Negative Power Supply. |
| T22 | IP27 | Input Number 27, Positive Phase. |
| T23 | IN28 | Input Number 28, Negative Phase. |
| U1 | IP13 | Input Number 13, Positive Phase. |
| U2 | IN12 | Input Number 12, Negative Phase. |
| U3 | VNEG | Analog Negative Power Supply. |
| U4 | VDD | Logic Positive Power Supply. |
| U20 | VDD | Logic Positive Power Supply. |
| U21 | VNEG | Analog Negative Power Supply. |
| U22 | IN29 | Input Number 29, Negative Phase. |
| U23 | IP28 | Input Number 28, Positive Phase. |
| V1 | IN13 | Input Number 13, Negative Phase. |
| V2 | IP14 | Input Number 14, Positive Phase. |
| V3 | VNEG | Analog Negative Power Supply. |
| V4 | DGND | Logic Negative Power Supply. |
| V20 | DGND | Logic Negative Power Supply. |
| V21 | VNEG | Analog Negative Power Supply. |
| V22 | IP29 | Input Number 29, Positive Phase. |
| V23 | IN30 | Input Number 30, Negative Phase. |
| W1 | IP15 | Input Number 15, Positive Phase. |
| W2 | IN14 | Input Number 14, Negative Phase. |
| W3 | VNEG | Analog Negative Power Supply. |
| W4 | VOCM | Output Common-Mode Reference Supply. |
| W20 | VOCM | Output Common-Mode Reference Supply. |
| W21 | VNEG | Analog Negative Power Supply. |
| W22 | IN31 | Input Number 31, Negative Phase. |
| W23 | IP30 | Input Number 30, Positive Phase. |
| Y1 | IN15 | Input Number 15, Negative Phase. |
| Y2 | VPOS | Analog Positive Power Supply. |
| Y3 | VPOS | Analog Positive Power Supply. |
| Y4 | VNEG | Analog Negative Power Supply. |
| Y5 | VOCM | Output Common-Mode Reference Supply. |
| Y6 | VNEG | Analog Negative Power Supply. |
| Y7 | VNEG | Analog Negative Power Supply. |
| Y8 | VNEG | Analog Negative Power Supply. |
| Y9 | VNEG | Analog Negative Power Supply. |
| Y10 | VNEG | Analog Negative Power Supply. |
| Y11 | VPOS | Analog Positive Power Supply. |
| Y12 | VPOS | Analog Positive Power Supply. |
| Y13 | VPOS | Analog Positive Power Supply. |
| Y14 | VNEG | Analog Negative Power Supply. |
| Y15 | VNEG | Analog Negative Power Supply. |
| Y16 | VNEG | Analog Negative Power Supply. |
| Y17 | VNEG | Analog Negative Power Supply. |
| Y18 | VNEG | Analog Negative Power Supply. |
| Y19 | VOCM | Output Common-Mode Reference Supply. |
| Y20 | VNEG | Analog Negative Power Supply. |
| Y21 | VPOS | Analog Positive Power Supply. |
| Y22 | IP31 | Input Number 31, Positive Phase. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| Y23 | VPOS | Analog Positive Power Supply. |
| AA1 | VPOS | Analog Positive Power Supply. |
| AA2 | VPOS | Analog Positive Power Supply. |
| AA3 | VPOS | Analog Positive Power Supply. |
| AA4 | VPOS | Analog Positive Power Supply. |
| AA5 | VNEG | Analog Negative Power Supply. |
| AA6 | VNEG | Analog Negative Power Supply. |
| AA7 | VNEG | Analog Negative Power Supply. |
| AA8 | VNEG | Analog Negative Power Supply. |
| AA9 | VNEG | Analog Negative Power Supply. |
| AA10 | VNEG | Analog Negative Power Supply. |
| AA11 | VPOS | Analog Positive Power Supply. |
| AA12 | VPOS | Analog Positive Power Supply. |
| AA13 | VPOS | Analog Positive Power Supply. |
| AA14 | VNEG | Analog Negative Power Supply. |
| AA15 | VNEG | Analog Negative Power Supply. |
| AA16 | VNEG | Analog Negative Power Supply. |
| AA17 | VNEG | Analog Negative Power Supply. |
| AA18 | VNEG | Analog Negative Power Supply. |
| AA19 | VNEG | Analog Negative Power Supply. |
| AA20 | VPOS | Analog Positive Power Supply. |
| AA21 | VPOS | Analog Positive Power Supply. |
| AA22 | VPOS | Analog Positive Power Supply. |
| AA23 | VPOS | Analog Positive Power Supply. |
| AB1 | VPOS | Analog Positive Power Supply. |
| AB2 | VPOS | Analog Positive Power Supply. |
| AB3 | VPOS | Analog Positive Power Supply. |
| AB4 | OP0 | Output Number 0, Positive Phase. |
| AB5 | ON0 | Output Number 0, Negative Phase. |
| AB6 | OP2 | Output Number 2, Positive Phase. |
| AB7 | ON2 | Output Number 2, Negative Phase. |
| AB8 | OP4 | Output Number 4, Positive Phase. |
| AB9 | ON4 | Output Number 4, Negative Phase. |
| AB10 | OP6 | Output Number 6, Positive Phase. |
| AB11 | ON6 | Output Number 6, Negative Phase. |
| AB12 | OP8 | Output Number 8, Positive Phase. |
| AB13 | ON8 | Output Number 8, Negative Phase. |
|  |  |  |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| AB14 | OP10 | Output Number 10, Positive Phase. |
| AB15 | ON10 | Output Number 10, Negative Phase. |
| AB16 | OP12 | Output Number 12, Positive Phase. |
| AB17 | ON12 | Output Number 12, Negative Phase. |
| AB18 | OP14 | Output Number 14, Positive Phase. |
| AB19 | ON14 | Output Number 14, Negative Phase. |
| AB20 | VPOS | Analog Positive Power Supply. |
| AB21 | VPOS | Analog Positive Power Supply. |
| AB22 | VPOS | Analog Positive Power Supply. |
| AB23 | VPOS | Analog Positive Power Supply. |
| AC1 | VPOS | Analog Positive Power Supply. |
| AC2 | VPOS | Analog Positive Power Supply. |
| AC3 | VPOS | Analog Positive Power Supply. |
| AC4 | VPOS | Analog Positive Power Supply. |
| AC5 | OP1 | Output Number 1, Positive Phase. |
| AC6 | ON1 | Output Number 1, Negative Phase. |
| AC7 | OP3 | Output Number 3, Positive Phase. |
| AC8 | ON3 | Output Number 3, Negative Phase. |
| AC9 | OP5 | Output Number 5, Positive Phase. |
| AC10 | ON5 | Output Number 5, Negative Phase. |
| AC11 | OP7 | Output Number 7, Positive Phase. |
| AC12 | ON7 | Output Number 7, Negative Phase. |
| AC13 | OP9 | Output Number 9, Positive Phase. |
| AC14 | ON9 | Output Number 9, Negative Phase. |
| AC15 | OP11 | Output Number 11, Positive Phase. |
| AC16 | ON11 | Output Number 11, Negative Phase. |
| AC17 | OP13 | Output Number 13, Positive Phase. |
| AC18 | ON13 | Output Number 13, Negative Phase. |
| AC19 | OP15 | Output Number 15, Positive Phase. |
| AC20 | ON15 | Output Number 15, Negative Phase. |
| AC21 | VPOS | Analog Positive Power Supply. |
| AC22 | VPOS | Analog Positive Power Supply. |
| AC23 | VPOS | Analog Positive Power Supply. |
|  |  |  |

## AD8104/AD8105

## TRUTH TABLE AND LOGIC DIAGRAM

Table 9. Operation Truth Table

| $\overline{\overline{W E}}$ | UPDATE | $\overline{\text { CLK }}$ | Data Input | Data Output | $\overline{\text { RESET }}$ | $\overline{\text { SER/PAR }}$ | Operation/Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | 0 | X | Asynchronous reset. All outputs are disabled. Remainder of logic in 192-bit shift register is unchanged. |
| 1 | X | z | Data ${ }^{1}$ | Datai-192 | 1 | 0 | Serial mode. The data on the serial DATA IN line is loaded into the serial register. The first bit clocked into the serial register appears at DATA OUT 192 clock cycles later. |
| 0 | X | X | $\begin{aligned} & \text { D0...D5 }{ }^{2} \\ & \text { A0...A3 }{ }^{3} \end{aligned}$ | Not applicable in parallel mode | 1 | 1 | Parallel mode. The data on parallel lines D0 to D5 are loaded into the shift register location addressed by A0 to A3. |
| 1 | 0 | X | X | Not applicable in parallel mode | 1 | X | Switch matrix update. Data in the 192-bit shift register transfers into the parallel latches that control the switch array. |
| 1 | X | X | X | X | 1 | 1 | No change in logic. |

[^3]

## AD8104/AD8105

## I/O SCHEMATICS



Figure 8. AD8104/AD8105 Enabled Output (see also ESD Protection Map, Figure 18)


Figure 9. AD8104/AD8105 Disabled Output (see also ESD Protection Map, Figure 18)


Figure 10. AD8104 Receiver (see also ESD Protection Map, Figure 18)



Figure 12. AD8104/AD8105 Receiver Simplified Equivalent Circuit When Driving Differentially


Figure 13. AD8104/AD8105 Receiver Simplified Equivalent Circuit When Driving Single-Ended


Figure 14. VOCM Input (see also ESD Protection Map, Figure 18)


Figure 15. Reset Input (see also ESD Protection Map, Figure 18)

## AD8104/AD8105



Figure 16. Logic Input (see also ESD Protection Map, Figure 18)

Figure 17. Logic Output (see also ESD Protection Map, Figure 18)



Figure 18. ESD Protection Map

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}, \text { diff }}=200 \Omega, \mathrm{~V}_{\mathrm{OCM}}=0 \mathrm{~V}$, differential $\mathrm{I} / \mathrm{O}$ mode, unless otherwise noted.


Figure 19. AD8104, AD8105 Small Signal Frequency Response, 200 mV p-p


Figure 20. AD8104, AD8105 Large Signal Frequency Response, 2 V p-p


Figure 21. AD8104 Small Signal Frequency Response with Capacitive Loads, 200 mV p-p


Figure 22. AD8104-3 dB Bandwidth Histogram, One Device, All 512 Channels


Figure 23. AD8104 Bandwidth Error vs. Enabled Channels


Figure 24. AD8104, AD8105 Common-Mode Rejection


Figure 25. AD8104 Power Supply Rejection


Figure 26. AD8104 Power Supply Rejection, Single-Ended


Figure 27. AD8104, AD8105 Noise Spectral Density, RTO


Figure 28. AD8104 Crosstalk, One Adjacent Channel


Figure 29. AD8105 Crosstalk, One Adjacent Channel


Figure 30. AD8104 Crosstalk, One Adjacent Channel, Single-Ended


Figure 31. AD8105 Crosstalk, One Adjacent Channel, Single-Ended


Figure 32. AD8104 Crosstalk, All Hostile


Figure 33. AD8105 Crosstalk, All Hostile


Figure 34. AD8104 Crosstalk, All Hostile, Single-Ended


Figure 35. AD8105 Crosstalk, All Hostile, Single-Ended


Figure 36. AD8104 Crosstalk, Off Isolation


Figure 37. AD8104 Crosstalk, Off Isolation, Single-Ended


Figure 38. AD8104, AD8105 Input Impedance


Figure 39. AD8104, AD8105 Input Impedance, Single-Ended


Figure 40. AD8104, AD8105 Output Impedance, Disabled


Figure 41. AD8104, AD8105 Output Impedance, Enabled


Figure 42. AD8104 Small Signal Pulse Response, 200 mV p-p


Figure 43. AD8104 Small Signal Pulse Response, Single-Ended, 200 mV p-p


Figure 44. AD8104 Large Signal Pulse Response, 2 V p-p


Figure 45. AD8104 Large Signal Pulse Response, Single-Ended, 2 Vp-p


Figure 46. AD8104 Switching Time


Figure 47. AD8104 Large Signal Rising Edge and Slew Rate


Figure 48. AD8104 Large Signal Falling Edge and Slew Rate


Figure 49. AD8104 Vos vs. Temperature with All Outputs Enabled


Figure 50. AD8104 Switching Transient (Glitch)


Figure 51. AD8104 Gain vs. DC Voltage, Carrier Frequency $=3.58 \mathrm{MHz}$, Subcarrier Amplitude $=600 \mathrm{mV}$ p-p, Differential


Figure 52. AD8104 Phase vs. DC Voltage, Carrier Frequency $=3.58 \mathrm{MHz}$, Subcarrier Amplitude $=600 \mathrm{mV}$ p-p, Differential


Figure 53. AD8104 Large Signal Pulse Response with Capacitive Loads


Figure 54. AD8104 Small Signal Pulse Response with Capacitive Loads


Figure 55. AD8104 Enable Time


Figure 56. AD8104 Disable Time


Figure 57. AD8104 DC Gain vs. Temperature


Figure 58. AD8104, AD8105 Quiescent Supply Currents vs. Temperature


Figure 59. AD8104, AD8105 Quiescent Supply Currents vs. Enabled Outputs


Figure 60. AD8104 Settling Time


Figure 61. AD8104 Settling Time (Zoom)


Figure 62. AD8104 Overdrive Recovery, Single-Ended


Figure 63. AD8105 Overdrive Recovery, Single-Ended


Figure 64. AD8104 Harmonic Distortion

## THEORY OF OPERATION

The AD8104/AD8105 are fully differential crosspoint arrays with 16 outputs, each of which can be connected to any one of 32 inputs. Organized by output row, 32 switchable input transconductance stages are connected to each output buffer to form 32 -to- 1 multiplexers. There are 16 of these multiplexers, each with its inputs wired in parallel, for a total array of 512 transconductance stages forming a multicast-capable crosspoint switch.

Decoding logic for each output selects one (or none) of the transconductance stages to drive the output stage. The enabled transconductance stage drives the output stage, and feedback forms a closed-loop amplifier with a differential gain of +1 (the difference between the output voltages is equal to the difference between the input voltages). A second feedback loop controls the common-mode output level, forcing the average of the differential output voltages to match the voltage on the VOCM reference pin. Although each output has an independent common-mode control loop, the VOCM reference is common for the entire chip, and as such needs to be driven with a low impedance to avoid crosstalk.

Each differential input to the AD8104/AD8105 is buffered by a receiver. The purpose of this receiver is to provide an extended input common-mode range, and to remove this common mode from the signal chain. Like the output multiplexers, the input receiver has both a differential loop and a common-mode control loop. A mask-programmable feedback network sets the closed-loop differential gain. For the AD8104, this differential gain is +1 , and for the AD8105, this differential gain is +2 . The receiver has an input stage that does not respond to the common mode of the signal. This architecture, along with the attenuating feedback network, allows the user to apply input voltages that extend from rail to rail. Excess differential loop gain bandwidth product reduces the effect of the closed-loop gain on the bandwidth of the device.

The output stage of the AD8104/AD8105 is designed for low differential gain and phase error when driving composite video signals. It also provides slew current for fast pulse response when driving component video signals. Unlike many multiplexer designs, these requirements are balanced such that large signal bandwidth is very similar to small signal bandwidth. The design load is $150 \Omega$, but provisions are made to drive loads as low as $75 \Omega$ as long as on-chip power dissipation limits are not exceeded.

The outputs of the AD8104/AD8105 can be disabled to minimize on-chip power dissipation. When disabled, there is a feedback network of $25 \mathrm{k} \Omega$ between the differential outputs. This high impedance allows multiple ICs to be bussed together without additional buffering. Care must be taken to reduce output capacitance, which results in more overshoot and frequency domain peaking. A series of internal amplifiers drive internal nodes such that a wideband high impedance is presented at the disabled output, even while the output bus is under large signal swings. When the outputs are disabled and driven externally, the voltage applied to them should not exceed the valid output swing range for the AD8104/AD8105 in order to keep these internal amplifiers in their linear range of operation. Applying excess differential voltages to the disabled outputs can cause damage to the AD8104/AD8105 and should be avoided (see the Absolute Maximum Ratings section for guidelines).
The connection of the AD8104/AD8105 is controlled by a flexible TTL-compatible logic interface. Either parallel or serial loading into a first rank of latches preprograms each output. A global update signal moves the programming data into the second rank of latches, simultaneously updating all outputs. In serial mode, a serial-out pin allows devices to be daisy-chained together for single-pin programming of multiple ICs. A poweron reset pin is available to avoid bus conflicts by disabling all outputs. This power-on reset clears the second rank of latches, but does not clear the first rank of latches. In parallel mode, to quickly clear the first rank, a broadcast parallel programming feature is available. In serial mode, preprogramming individual inputs is not possible and the entire shift register needs to be flushed.

The AD8104/AD8105 can operate on a single +5 V supply, powering both the signal path (with the VPOS/VNEG supply pins), and the control logic interface (with the VDD/DGND supply pins). However, to easily interface to ground-referenced video signals, split supply operation is possible with $\pm 2.5 \mathrm{~V}$ supplies. In this case, a flexible logic interface allows the control logic supplies (VDD/DGND) to be run off $+2 \mathrm{~V} / 0 \mathrm{~V}$ to $+5 \mathrm{~V} / 0 \mathrm{~V}$ while the core remains on split supplies. Additional flexibility in the analog output common-mode level facilitates unequal split supplies. If $+3 \mathrm{~V} /-2 \mathrm{~V}$ supplies to $+2 \mathrm{~V} /-3 \mathrm{~V}$ supplies are desired, the VOCM pin can still be set to 0 V for groundreferenced video signals.


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2007-2016 Analog Devices, Inc. All rights reserved. Technical Support

[^1]:    ${ }^{1}$ See Figure 15.

[^2]:    ${ }^{1}$ See Figure 15.

[^3]:    ${ }^{1}$ Datai: serial data.
    ${ }^{2}$ D0...D5: data bits.
    ${ }^{3}$ A0...A3: address bits.

