



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Data Sheet

AD8331/AD8332/AD8334

FEATURES

Ultralow noise preamplifier (preamp)

Voltage noise = 0.74 nV/ $\sqrt{\text{Hz}}$

Current noise = 2.5 pA/ $\sqrt{\text{Hz}}$

3 dB bandwidth

AD8331: 120 MHz

AD8332, AD8334: 100 MHz

Low power

AD8331: 125 mW/channel

AD8332, AD8334: 145 mW/channel

Wide gain range with programmable postamp

-4.5 dB to +43.5 dB in LO gain mode

7.5 dB to 55.5 dB in HI gain mode

Low output-referred noise: 48 nV/ $\sqrt{\text{Hz}}$ typical

Active input impedance matching

Optimized for 10-bit/12-bit ADCs

Selectable output clamping level

Single 5 V supply operation

AD8332 and AD8334 available in lead frame chip scale package

APPLICATIONS

Ultrasound and sonar time-gain controls

High performance automatic gain control (AGC) systems

I/Q signal processing

High speed, dual ADC drivers

GENERAL DESCRIPTION

The AD8331/AD8332/AD8334 are single-, dual-, and quad-channel, ultralow noise linear-in-dB, variable gain amplifiers (VGAs). Optimized for ultrasound systems, they are usable as a low noise variable gain element at frequencies up to 120 MHz.

Included in each channel are an ultralow noise preamp (LNA), an X-AMP® VGA with 48 dB of gain range, and a selectable gain postamp with adjustable output limiting. The LNA gain is 19 dB with a single-ended input and differential outputs. Using a single resistor, the LNA input impedance can be adjusted to match a signal source without compromising noise performance.

The 48 dB gain range of the VGA makes these devices suitable for a variety of applications. Excellent bandwidth uniformity is maintained across the entire range. The gain control interface provides precise linear-in-dB scaling of 50 dB/V for control voltages between 40 mV and 1 V. Factory trim ensures excellent part-to-part and channel-to-channel gain matching.




Figure 1. Signal Path Block Diagram

03198-001




Figure 2. Frequency Response vs. Gain

03198-002

Differential signal paths result in superb second- and third-order distortion performance and low crosstalk.

The low output-referred noise of the VGA is advantageous in driving high speed differential ADCs. The gain of the postamp can be pin selected to 3.5 dB or 15.5 dB to optimize gain range and output noise for 12-bit or 10-bit converter applications. The output can be limited to a user-selected clamping level, preventing input overload to a subsequent ADC. An external resistor adjusts the clamping level.

The operating temperature range is -40°C to +85°C. The AD8331 is available in a 20-lead QSOP package, the AD8332 is available in 28-lead TSSOP and 32-lead LFCSP packages, and the AD8334 is available in a 64-lead LFCSP package.

Rev. I

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2003–2016 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com

TABLE OF CONTENTS

Features	1	Ultrasound TGC Application	34
Applications.....	1	High Density Quad Layout	34
General Description	1	AD8331 Evaluation Board	39
Functional Block Diagram	1	General Description.....	39
Revision History	2	User-Supplied Optional Components	39
Specifications.....	4	Measurement Setup.....	39
Absolute Maximum Ratings.....	7	Board Layout.....	39
ESD Caution.....	7	AD8331 Evaluation Board Schematics.....	40
Pin Configurations and Function Descriptions	8	AD8331 Evaluation Board PCB Layers.....	42
Typical Performance Characteristics	12	AD8332 Evaluation Board	43
Test Circuits.....	20	General Description.....	43
Measurement Considerations	20	User-Supplied Optional Components	43
Theory of Operation	24	Measurement Setup.....	43
Overview.....	24	Board Layout.....	43
Low Noise Amplifier (LNA)	25	Evaluation Board Schematics	44
Variable Gain Amplifier	27	AD8332 Evaluation Board PCB Layers.....	46
Postamplifier	28	AD8334 Evaluation Board	47
Applications Information	30	General Description.....	47
LNA—External Components.....	30	Configuring the Input Impedance	48
Driving ADCs	32	Measurement Setup.....	48
Overload	32	Board Layout.....	48
Optional Input Overload Protection	32	Evaluation Board Schematics	49
Layout, Grounding, and Bypassing.....	33	AD8334 Evaluation Board PCB Layers.....	51
Multiple Input Matching	33	Outline Dimensions.....	53
Disabling the LNA.....	33	Ordering Guide	55
REVISION HISTORY			
5/2016—Rev. H to Rev. I			
Changes to Figure 5, and Table 5.....	9	Changes to Figure 6 and Table 6.....	10
Updated Outline Dimensions	54	Changes to Figure 33.....	16
Changes to Ordering Guide	55	Changes to Figure 64.....	22
3/2015—Rev. G to Rev. H			
Changes to Pin 29 Description; Table 6.....	11	Changes to Figure 70.....	24
Updated Figure 123, Figure 124, Figure 125; Outline Dimensions.....	53	Changes to Low Noise Amplifier (LNA) Section and Figure 74	25
Changes to Ordering Guide	55	Changes to Figure 94.....	38
10/2010—Rev. F to Rev. G			
Changes to Quiescent Current per Channel Parameter, Table 1	6	Changes to General Descriptions Section, Figure 95 Caption, Table 10, and Board Layout Section.....	39
Changes to Pin 1, Table 3.....	8	Changes to Figure 96.....	40
Changes to Pin 1 and Pin 28, Table 4 and Pin 4 and Pin 5, Table 5	9	Changes to Figure 97	41
		Changes to Figure 98 and Figure 103	42
		Deleted AD8331 Bill of Materials Section and Table 11; Renumbered Sequentially	43
		Changes to Figure 104	43
		Changes to Figure 106	45
		Changes to Figure 107	46

Changes to Figure 113	47
Changes to Figure 114 and Board Layout Section	48
Deleted AD8332 Bill of Materials Section and Table 13; Renumbered Sequentially	48
Changes to Figure 115	49
Changes to Figure 116	50
Changes to Figure 117 to Figure 120	51
Changes to Figure 121	52
Deleted AD8334 Bill of Materials Section and Table 15; Renumbered Sequentially	54

4/2008—Rev. E to Rev. F

Changed R _{FB} to R _{I2} Throughout.....	4
Changes to Figure 1.....	1
Changes to Table 1, LNA and VGA Characteristics, Output Offset Voltage, Conditions	4
Changes to Quiescent Current per Channel and Power Down Current Parameters.....	6
Changes to Table 2	7
Changes to Table 3, Pin 1 Description.....	8
Changes to Table 4, Pin 1 and Pin 28 Descriptions	9
Changes to Table 5, Pin 4 and Pin 5 Descriptions	9
Changes to Table 6, Pin 2, Pin 15, and Pin 20 Descriptions	10
Changes to Table 6, Pin 61 Description	11
Changes to Typical Performance Characteristics Section, Default Conditions.....	12
Changes to Figure 25	15
Changes to Figure 39	17
Changes to Figure 55 Through Figure 68	20
Changes to Theory of Operation, Overview Section	24
Changes to Low Noise Amplifier Section and Figure 74	25
Changes to Active Impedance Matching Section, Figure 75, and Figure 77	26
Changes to Figure 78	27
Changes to Equation 6, Table 7, Figure 81, and Figure 82.....	30
Changes to Figure 83	31
Changes to Figure 88	32
Switched Figure 89 and Figure 90	33
Changes to Figure 89	33
Changes to Ultrasound TGC Application Section	34
Incorporated AD8331-EVAL Data Sheet, Rev. A	39
Changes to User-Supplied Optional Components Section and Measurement Setup Section.....	39
Changes to Figure 95	39
Changes to Figure 97	41
Added Figure 98	42
Incorporated AD8332-EVALZ Data Sheet, Rev. D.....	44
Incorporated AD8334-EVAL Data Sheet, Rev. 0	49
Updated Outline Dimensions.....	55
Changes to Ordering Guide.....	57

4/2006—Rev. D to Rev. E

Added AD8334.....Universal	
Changes to Figure 1 and Figure 2.....1	

Changes to Table 1	4
Changes to Table 2	7
Changes to Figure 7 through Figure 9 and Figure 12.....12	
Changes to Figure 13, Figure 14, Figure 16, and Figure 18	13
Changes to Figure 23 and Figure 24	14
Changes to Figure 25 through Figure 27.....15	
Changes to Figure 31 and Figure 33 through Figure 36	16
Changes to Figure 37 through Figure 42.....17	
Changes to Figure 43, Figure 44, and Figure 48.....18	
Changes to Figure 49, Figure 50, and Figure 54.....19	
Inserted Figure 56 and Figure 57	20
Inserted Figure 58, Figure 59, and Figure 61.....21	
Changes to Figure 60	21
Inserted Figure 63 and Figure 65	22
Changes to Figure 64	22
Moved Measurement Considerations Section	23
Inserted Figure 67 and Figure 68	23
Inserted Figure 70 and Figure 71	24
Change to Figure 72	24
Changes to Figure 73 and Low Noise Amplifier Section.....25	
Changes to Postamplifier Section	28
Changes to Figure 80	29
Changes to LNA—External Components Section.....30	
Changes to Logic Inputs—ENB, MODE, and HILO Section	31
Changes to Output Decoupling and Overload Sections.....32	
Changes to Layout, Grounding, and Bypassing Section.....33	
Changes to Ultrasound TGC Application Section	34
Added High Density Quad Layout Section	34
Inserted Figure 94	38
Updated Outline Dimensions.....	39
Changes to Ordering Guide.....	40

3/2006—Rev. C to Rev. D

Updated Format	Universal
Changes to Features and General Description.....	1
Changes to Table 1	3
Changes to Table 2	6
Changes to Ordering Guide.....	34

11/2003—Rev. B to Rev. C

Addition of New Part.....Universal	
Changes to Figures	Universal
Updated Outline Dimensions.....	32

5/2003—Rev. A to Rev. B

Edits to Ordering Guide.....	32
Edits to Ultrasound TGC Application Section	25
Added Figure 71, Figure 72, and Figure 73.....26	
Updated Outline Dimensions.....	31

2/2003—Rev. 0 to Rev. A

Edits to Ordering Guide.....	32
------------------------------	----

SPECIFICATIONS

$T_A = 25^\circ\text{C}$, $V_S = 5 \text{ V}$, $R_L = 500 \Omega$, $R_S = R_{IN} = 50 \Omega$, $R_{IZ} = 280 \Omega$, $C_{SH} = 22 \text{ pF}$, $f = 10 \text{ MHz}$, $R_{CLMP} = \infty$, $C_L = 1 \text{ pF}$, VCM pin floating, -4.5 dB to $+43.5 \text{ dB}$ gain (HILO = LO), and differential output voltage, unless otherwise specified.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit ¹
LNA CHARACTERISTICS					
Gain	Single-ended input to differential output Input to output (single-ended)	19	13	275	dB
Input Voltage Range	AC-coupled			50	mV
Input Resistance	$R_{IZ} = 280 \Omega$ $R_{IZ} = 412 \Omega$ $R_{IZ} = 562 \Omega$ $R_{IZ} = 1.13 \text{ k}\Omega$ $R_{IZ} = \infty$			75	Ω
Input Capacitance				100	Ω
Output Impedance	Single-ended, either output			200	Ω
-3 dB Small Signal Bandwidth	$V_{OUT} = 0.2 \text{ V p-p}$			6	k Ω
Slew Rate				13	pF
Input Voltage Noise	$R_S = 0 \Omega$, HI or LO gain, $R_{IZ} = \infty$, $f = 5 \text{ MHz}$	0.74			nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$R_{IZ} = \infty$, HI or LO gain, $f = 5 \text{ MHz}$		5		$\text{pA}/\sqrt{\text{Hz}}$
Noise Figure	$f = 10 \text{ MHz}$, LOP output			130	MHz
Active Termination Match	$R_S = R_{IN} = 50 \Omega$	0.25	3.7		V/ μs
Unterminated	$R_S = 50 \Omega$, $R_{IZ} = \infty$		2.5		dB
Harmonic Distortion at LOP1 or LOP2	$V_{OUT} = 0.5 \text{ V p-p}$, single-ended, $f = 10 \text{ MHz}$			-56	dBc
HD2				-70	dBc
HD3				165	mA
Output Short-Circuit Current	Pin LON, Pin LOP				
LNA AND VGA CHARACTERISTICS					
-3 dB Small Signal Bandwidth	$V_{OUT} = 0.2 \text{ V p-p}$				
AD8331		120			MHz
AD8332, AD8334		100			MHz
-3 dB Large Signal Bandwidth	$V_{OUT} = 2 \text{ V p-p}$				
AD8331		110			MHz
AD8332, AD8334		90			MHz
Slew Rate					
AD8331	LO gain	300			V/ μs
	HI gain	1200			V/ μs
AD8332, AD8334	LO gain	275			V/ μs
	HI gain	1100			V/ μs
Input Voltage Noise	$R_S = 0 \Omega$, HI or LO gain, $R_{IZ} = \infty$, $f = 5 \text{ MHz}$	0.82			nV/ $\sqrt{\text{Hz}}$
Noise Figure	$V_{GAIN} = 1.0 \text{ V}$				
Active Termination Match	$R_S = R_{IN} = 50 \Omega$, $f = 10 \text{ MHz}$, measured	4.15			dB
	$R_S = R_{IN} = 200 \Omega$, $f = 5 \text{ MHz}$, simulated	2.0			dB
Unterminated	$R_S = 50 \Omega$, $R_{IZ} = \infty$, $f = 10 \text{ MHz}$, measured	2.5			dB
	$R_S = 200 \Omega$, $R_{IZ} = \infty$, $f = 5 \text{ MHz}$, simulated	1.0			dB
Output-Referred Noise					
AD8331	$V_{GAIN} = 0.5 \text{ V}$, LO gain	48			nV/ $\sqrt{\text{Hz}}$
	$V_{GAIN} = 0.5 \text{ V}$, HI gain	178			nV/ $\sqrt{\text{Hz}}$
AD8332, AD8334	$V_{GAIN} = 0.5 \text{ V}$, LO gain	40			nV/ $\sqrt{\text{Hz}}$
	$V_{GAIN} = 0.5 \text{ V}$, HI gain	150			nV/ $\sqrt{\text{Hz}}$
Output Impedance, Postamplifier	DC to 1 MHz	1			Ω
Output Signal Range, Postamplifier	$R_L \geq 500 \Omega$, unclamped, either pin			$V_{CM} \pm 1.125$	V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit ¹
Differential Output Offset Voltage AD8331	Differential, $V_{GAIN} = 0.5\text{ V}$ Common mode	4.5 −50 −125	±5 −25	+50 +100	V p-p mV mV
AD8332, AD8334	Differential, $0.05\text{ V} \leq V_{GAIN} \leq 1.0\text{ V}$ Common mode	−20 −125	±5 −25	+20 +100	mV mV mV
Output Short-Circuit Current		45			mA
Harmonic Distortion AD8331	$V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, \text{HI gain}$ $f = 1\text{ MHz}$		−88		dBc
HD2			−85		dBc
HD3			−68		dBc
HD2	$f = 10\text{ MHz}$		−65		dBc
HD3					
AD8332, AD8334	$f = 1\text{ MHz}$		−82		dBc
HD2			−85		dBc
HD3			−62		dBc
HD2	$f = 10\text{ MHz}$		−66		dBc
HD3					
Input 1 dB Compression Point	$V_{GAIN} = 0.25\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 1\text{ MHz to } 10\text{ MHz}$	1			dBm
Two-Tone Intermodulation Distortion (IMD3) AD8331	$V_{GAIN} = 0.72\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 1\text{ MHz}$ $V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 10\text{ MHz}$		−80		dBc
AD8332, AD8334	$V_{GAIN} = 0.72\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 1\text{ MHz}$ $V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 10\text{ MHz}$		−72 −78		dBc dBc
Output Third-Order Intercept AD8331	$V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 1\text{ MHz}$ $V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 10\text{ MHz}$		38 33		dBm dBm
AD8332, AD8334	$V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 1\text{ MHz}$ $V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 10\text{ MHz}$		35 32		dBm dBm
Channel-to-Channel Crosstalk (AD8332, AD8334)	$V_{GAIN} = 0.5\text{ V}, V_{OUT} = 1\text{ V p-p}, f = 1\text{ MHz}$	−98			dB
Overload Recovery	$V_{GAIN} = 1.0\text{ V}, V_{IN} = 50\text{ mV p-p}/1\text{ V p-p}, f = 10\text{ MHz}$	5			ns
Group Delay Variation	$5\text{ MHz} < f < 50\text{ MHz}$, full gain range	±2			ns
ACCURACY					
Absolute Gain Error ²	$0.05\text{ V} < V_{GAIN} < 0.10\text{ V}$ $0.10\text{ V} < V_{GAIN} < 0.95\text{ V}$ $0.95\text{ V} < V_{GAIN} < 1.0\text{ V}$	−1 −1 −2	+0.5 ±0.3 −1	+2 +1 +1	dB
Gain Law Conformance ³	$0.1\text{ V} < V_{GAIN} < 0.95\text{ V}$		±0.2		dB
Channel-to-Channel Gain Matching	$0.1\text{ V} < V_{GAIN} < 0.95\text{ V}$		±0.1		dB
GAIN CONTROL INTERFACE (Pin GAIN)					
Gain Scaling Factor	$0.10\text{ V} < V_{GAIN} < 0.95\text{ V}$	48.5	50	51.5	dB/V
Gain Range	LO gain HI gain		−4.5 to +43.5 7.5 to 55.5		dB dB
Input Voltage (V_{GAIN}) Range			0 to 1.0		V
Input Impedance			10		$\text{M}\Omega$
Response Time	48 dB gain change to 90% full scale		500		ns
COMMON-MODE INTERFACE (PIN VCMx)					
Input Resistance ⁴	Current limited to ±1 mA		30		Ω
Output CM Offset Voltage	$V_{CM} = 2.5\text{ V}$	−125	−25	+100	mV
Voltage Range	$V_{OUT} = 2.0\text{ V p-p}$		1.5 to 3.5		V

AD8331/AD8332/AD8334

Data Sheet

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit ¹
ENABLE INTERFACE (PIN ENB, PIN ENBL, PIN ENBV)		2.25	5	V	
Logic Level to Enable Power		0	1.0	V	
Logic Level to Disable Power					
Input Resistance	Pin ENB	25		kΩ	
	Pin ENBL	40		kΩ	
	Pin ENBV	70		kΩ	
Power-Up Response Time	$V_{INH} = 30 \text{ mV p-p}$	300		μs	
	$V_{INH} = 150 \text{ mV p-p}$	4		ms	
HILO GAIN RANGE INTERFACE (PIN HILO)		2.25	5	V	
Logic Level to Select HI Gain Range		0	1.0	V	
Logic Level to Select LO Gain Range					
Input Resistance		50		kΩ	
OUTPUT CLAMP INTERFACE (PIN RCLMP; HI OR LO GAIN)					
Accuracy					
HILO = LO	$R_{CLMP} = 2.74 \text{ kΩ}, V_{OUT} = 1 \text{ V p-p (clamped)}$	±50		mV	
HILO = HI	$R_{CLMP} = 2.21 \text{ kΩ}, V_{OUT} = 1 \text{ V p-p (clamped)}$	±75		mV	
MODE INTERFACE (PIN MODE)		0	1.0	V	
Logic Level for Positive Gain Slope		2.25	5	V	
Logic Level for Negative Gain Slope					
Input Resistance		200		kΩ	
POWER SUPPLY (PIN VPS1, PIN VPS2, PIN VPSV, PIN VPSL, PIN VPOS)					
Supply Voltage		4.5	5.0	5.5	V
Quiescent Current per Channel					
AD8331		20	25		mA
AD8332		22	27.5	32	mA
AD8334		24	29.5	34	mA
Power Dissipation per Channel	No signal				
AD8331		125		mW	
AD8332, AD8334		138		mW	
Power-Down Current	VGA and LNA disabled				
AD8331		50	240	400	μA
AD8332		50	300	600	μA
AD8334		50	600	1200	μA
LNA Current					
AD8331 (ENBL)	Each channel	7.5	11	15	mA
AD8332, AD8334 (ENBL)	Each channel	7.5	12	15	mA
VGA Current					
AD8331 (ENBV)		7.5	14	20	mA
AD8332, AD8334 (ENBV)		7.5	17	20	mA
PSRR	$V_{GAIN} = 0 \text{ V}, f = 100 \text{ kHz}$	-68		dB	

¹ All dBm values are referred to 50 Ω.

² The absolute gain refers to the theoretical gain expression in Equation 1.

³ Best-fit to linear-in-dB curve.

⁴The current is limited to ± 1 mA typical.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Voltage	
Supply Voltage (VPSn, VPSV, VPSL, VPOS)	5.5 V
Input Voltage (INHx)	$V_s + 200 \text{ mV}$
ENB, ENBL, ENBV, HILO Voltage	$V_s + 200 \text{ mV}$
GAIN Voltage	2.5 V
Power Dissipation	
RU Package ¹ (AD8332)	0.96 W
CP-32 Package (AD8332)	1.97 W
RQ Package ¹ (AD8331)	0.78 W
CP-64 Package (AD8334)	0.91 W
Temperature	
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 60 sec)	300°C
θ_{JA}	
RU Package ¹ (AD8332)	68°C/W
CP-32 Package ² (AD8332)	33°C/W
RQ Package ¹ (AD8331)	83°C/W
CP-64 Package ³ (AD8334)	24.2°C/W

¹ 4-layer JEDEC board (2S2P).² Exposed pad soldered to board, nine thermal vias in pad—JEDEC, 4-layer board J-STD-51-9.³ Exposed pad soldered to board, 25 thermal vias in pad—JEDEC, 4-layer board J-STD-51-9.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. 20-Lead QSOP Pin Configuration (AD8331)

Table 3. 20-Lead QSOP Pin Function Description (AD8331)

Pin No.	Mnemonic	Description
1	LMD	LNA Midsupply Bypass Pin; Connect a Capacitor for Midsupply HF Bypass
2	INH	LNA Input
3	VPSL	LNA 5 V Supply
4	LON	LNA Inverting Output
5	LOP	LNA Noninverting Output
6	COML	LNA Ground
7	VIP	VGA Noninverting Input
8	VIN	VGA Inverting Input
9	MODE	Gain Slope Logic Input
10	GAIN	Gain Control Voltage
11	VCM	Common-Mode Voltage
12	RCLMP	Output Clamping Level
13	HILO	Gain Range Select (HI or LO)
14	VPOS	VGA 5 V Supply
15	VOH	Noninverting VGA Output
16	VOL	Inverting VGA Output
17	COMM	VGA Ground
18	ENBV	VGA Enable
19	ENBL	LNA Enable
20	COMM	VGA Ground




Figure 4. 28-Lead TSSOP Pin Configuration (AD8332)

Table 4. 28-Lead TSSOP Pin Function Description (AD8332)

Pin No.	Mnemonic	Description
1	LMD2	CH 2 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass
2	INH2	CH2 LNA Input
3	VPS2	CH2 Supply LNA 5 V
4	LON2	CH2 LNA Inverting Output
5	LOP2	CH2 LNA Noninverting Output
6	COM2	CH2 LNA Ground
7	VIP2	CH2 VGA Noninverting Input
8	VIN2	CH2 VGA Inverting Input
9	VCM2	CH2 Common-Mode Voltage
10	GAIN	Gain Control Voltage
11	RCLMP	Output Clamping Resistor
12	VOH2	CH2 Noninverting VGA Output
13	VOL2	CH2 Inverting VGA Output
14	COMM	VGA Ground (Both Channels)
15	VPSV	VGA Supply 5 V (Both Channels)
16	VOL1	CH1 Inverting VGA Output
17	VOH1	CH1 Noninverting VGA Output
18	ENB	Enable—VGA/LNA
19	HILO	VGA Gain Range Select (HI or LO)
20	VCM1	CH1 Common-Mode Voltage
21	VIN1	CH1 VGA Inverting Input
22	VIP1	CH1 VGA Noninverting Input
23	COM1	CH1 LNA Ground
24	LOP1	CH1 LNA Noninverting Output
25	LON1	CH1 LNA Inverting Output
26	VPS1	CH1 Supply LNA 5 V
27	INH1	CH1 LNA Input
28	LMD1	CH 1 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass





Figure 5. 32-Lead LFCSP Pin Configuration (AD8332)

Table 5. 32-Lead LFCSP Pin Function Description (AD8332)

Pin No.	Mnemonic	Description
1	LON1	CH1 LNA Inverting Output
2	VPS1	CH1 LNA Supply 5 V
3	INH1	CH1 LNA Input
4	LMD1	CH 1 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass
5	LMD2	CH 2 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass
6	INH2	CH2 LNA Input
7	VPS2	CH2 LNA Supply 5 V
8	LON2	CH2 LNA Inverting Output
9	LOP2	CH2 LNA Noninverting Output
10	COM2	CH2 LNA Ground
11	VIP2	CH2 VGA Noninverting Input
12	VIN2	CH2 VGA Inverting Input
13	VCM2	CH2 Common-Mode Voltage
14	MODE	Gain Slope Logic Input
15	GAIN	Gain Control Voltage
16	RCLMP	Output Clamping Level Input
17	COMM	VGA Ground
18	VOH2	CH2 Noninverting VGA Output
19	VOL2	CH2 Inverting VGA Output
20	NC	No Connect
21	VPSV	VGA Supply 5 V
22	VOL1	CH1 Inverting VGA Output
23	VOH1	CH1 Noninverting VGA Output
24	COMM	VGA Ground
25	ENBV	VGA Enable
26	ENBL	LNA Enable
27	HILO	VGA Gain Range Select (HI or LO)
28	VCM1	CH1 Common-Mode Voltage
29	VIN1	CH1 VGA Inverting Input
30	VIP1	CH1 VGA Noninverting Input
31	COM1	CH1 LNA Ground
32	LOP1	CH1 LNA Noninverting Output
	EPAD	Exposed Pad. The exposed pad must be soldered to the PCB ground to ensure proper heat dissipation, noise, and mechanical strength benefits.

**NOTES**

1. THE EXPOSED PADDLE MUST BE SOLDERED TO THE PCB GROUND TO ENSURE PROPER HEAT DISSIPATION, NOISE, AND MECHANICAL STRENGTH BENEFITS.
2. NC = NO CONNECT.

03199-006

Figure 6. 64-Lead LFCSP Pin Configuration (AD8334)

Table 6. 64-Lead LFCSP Pin Function Description (AD8334)

Pin No.	Mnemonic	Description
1	INH2	CH2 LNA Input.
2	LMD2	CH 2 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass.
3	NC	Not Connected.
4	LON2	CH2 LNA Feedback Output (for R_{LZ}).
5	LOP2	CH2 LNA Output.
6	VIP2	CH2 VGA Positive Input.
7	VIN2	CH2 VGA Negative Input.
8	VPS2	CH2 LNA Supply 5 V.
9	VPS3	CH3 LNA Supply 5 V.
10	VIN3	CH3 VGA Negative Input.
11	VIP3	CH3 VGA Positive Input.
12	LOP3	CH3 LNA Positive Output.
13	LON3	CH3 LNA Feedback Output (for R_{LZ}).
14	NC	Not Connected.
15	LMD3	CH 3 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass.
16	INH3	CH3 LNA Input.
17	COM3	CH3 LNA Ground.
18	COM4	CH4 LNA Ground.
19	INH4	CH4 LNA Input.
20	LMD4	CH 4 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass.
21	NC	Not Connected.
22	LON4	CH4 LNA Feedback Output (for R_{LZ}).
23	LOP4	CH4 LNA Positive Output.
24	VIP4	CH4 VGA Positive Input.
25	VIN4	CH4 VGA Negative Input.
26	VPS4	CH4 LNA Supply 5 V.

Pin No.	Mnemonic	Description
27	GAIN34	Gain Control Voltage for CH3 and CH4.
28	CLMP34	Output Clamping Level Input for CH3 and CH4.
29	HILO	VGA Gain Range Select (HI or LO).
30	VCM4	CH4 Common-Mode Voltage—AC Bypass.
31	VCM3	CH3 Common-Mode Voltage—AC Bypass.
32	NC	No Connect.
33	COM34	VGA Ground CH3 and CH4.
34	VOH4	CH4 Positive VGA Output.
35	VOL4	CH4 Negative VGA Output.
36	VPS34	VGA Supply 5 V CH3 and CH4.
37	VOL3	CH3 Negative VGA Output.
38	VOH3	CH3 Positive VGA Output.
39	COM34	VGA Ground CH3 and CH4.
40	NC	No Connect.
41	MODE	Gain Control Slope, Logic Input, 0 = Positive.
42	COM12	VGA Ground CH1 and CH2.
43	VOH2	CH2 Positive VGA Output.
44	VOL2	CH2 Negative VGA Output.
45	VPS12	CH2 VGA Supply 5 V CH1 and CH2.
46	VOL1	CH1 Negative VGA Output.
47	VOH1	CH1 Positive VGA Output.
48	COM12	VGA Ground CH1 and CH2.
49	VCM2	CH2 Common-Mode Voltage—AC Bypass.
50	VCM1	CH1 Common-Mode Voltage—AC Bypass.
51	EN34	Shared LNA/VGA Enable CH3 and CH4.
52	EN12	Shared LNA/VGA Enable CH1 and CH2.
53	CLMP12	Output Clamping Level Input CH1 and CH2.
54	GAIN12	Gain Control Voltage CH1 and CH2.
55	VPS1	CH1 LNA Supply 5 V.
56	VIN1	CH1 VGA Negative Input.
57	VIP1	CH1 VGA Positive Input.
58	LOP1	CH1 LNA Positive Output.
59	LON1	CH1 LNA Feedback Output (for R_{Lz}).
60	NC	Not Connected.
61	LMD1	CH 1 LNA Midsupply Pin; Connect a Capacitor for Midsupply HF Bypass.
62	INH1	CH1 LNA Input.
63	COM1	CH1 LNA Ground.
64	COM2	CH2 LNA Ground.
	EPAD	The exposed paddle must be soldered to the PCB ground to ensure proper heat dissipation, noise, and mechanical strength benefits.

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_S = 5 \text{ V}$, $R_L = 500 \Omega$, $R_S = R_{IN} = 50 \Omega$, $R_{IZ} = 280 \Omega$, $C_{SH} = 22 \text{ pF}$, $f = 10 \text{ MHz}$, $R_{CLMP} = \infty$, $C_L = 1 \text{ pF}$, VCM pin floating, -4.5 dB to $+43.5 \text{ dB}$ gain (HILO = LO), and differential output voltage, unless otherwise specified.




Figure 7. Gain vs. V_{GAIN} and MODE (MODE Available on RU Package)




Figure 10. Gain Error Histogram




Figure 8. Absolute Gain Error vs. V_{GAIN} at Three Temperatures




Figure 11. Gain Match Histogram for $V_{GAIN} = 0.2 \text{ V}$ and 0.7 V




Figure 9. Absolute Gain Error vs. V_{GAIN} at Various Frequencies




Figure 12. Frequency Response for Various Values of V_{GAIN}




Figure 13. Frequency Response for Various Values of V_{GAIN} , HILO = HIFigure 16. Channel-to-Channel Crosstalk vs. Frequency for Various Values of V_{GAIN} 

Figure 14. Frequency Response for Various Matched Source Impedances






Figure 17. Group Delay vs. Frequency for Two Values of AC Coupling

Figure 15. Frequency Response, Unterminated LNA, $R_S = 50\Omega$ Figure 18. Representative Differential Output Offset Voltage vs. V_{GAIN} at Three Temperatures




Figure 19. Gain Scaling Factor Histogram



Figure 22. Smith Chart, S11 vs. Frequency, 0.1 MHz to 200 MHz for Various Values of R_{Iz}

Figure 20. Output Impedance vs. Frequency




Figure 23. LNA Frequency Response, Single-Ended, for Various Values of R_{IN}Figure 21. LNA Input Impedance vs. Frequency for Various Values of R_{Iz} and C_{SH}

Figure 24. Frequency Response for Unterminated LNA, Single-Ended



Figure 25. Output-Referred Noise vs. V_{GAIN} 

Figure 28. Short-Circuit, Input-Referred Noise vs. Temperature







Figure 26. Short-Circuit, Input-Referred Noise vs. Frequency

Figure 29. Input-Referred Noise vs. R_S Figure 27. Short-Circuit, Input-Referred Noise vs. V_{GAIN} Figure 30. Noise Figure vs. R_S for Various Values of R_{IN}




Figure 31. Noise Figure vs. V_{GAIN} Figure 34. Harmonic Distortion vs. R_{LOAD} 

Figure 32. Noise Figure vs. Gain



Figure 35. Harmonic Distortion vs. C_{LOAD} 

Figure 33. Harmonic Distortion vs. Frequency




Figure 36. Harmonic Distortion vs. Differential Output Voltage



Figure 37. Harmonic Distortion vs. V_{GAIN} , $f = 1 \text{ MHz}$ 

Figure 40. IMD3 vs. Frequency





Figure 38. Harmonic Distortion vs. V_{GAIN} , $f = 10 \text{ MHz}$ Figure 41. Output Third-Order Intercept (IP3) vs. V_{GAIN} Figure 39. IP1dB Compression vs. V_{GAIN} 

Figure 42. Small Signal Pulse Response, G = 30 dB, Top: Input, Bottom: Output Voltage, HILO = HI or LO




Figure 43. Large Signal Pulse Response, $G = 30 \text{ dB}$,
HILO = HI or LO, Top: Input, Bottom: Output Voltage




Figure 46. Clamp Level vs. R_{CLMP}




Figure 44. Large Signal Pulse Response for Various Capacitive Loads,
 $C_L = 0 \text{ pF}, 10 \text{ pF}, 20 \text{ pF}, 50 \text{ pF}$




Figure 47. Clamp Level Pulse Response for Four Values of R_{CLMP}




Figure 45. Pin GAIN Transient Response,
Top: V_{GAIN} , Bottom: Output Voltage




Figure 48. LNA Overdrive Recovery, $V_{INH} 0.05 \text{ V p-p}$ to 1 V p-p Burst,
 $V_{GAIN} = 0.27 \text{ V}$ VGA Output Shown




Figure 49. VGA Overdrive Recovery, V_{INH} 4 mV p-p to 70 mV p-p Burst,
 $V_{GAIN} = 1$ V VGA Output Shown Attenuated by 24 dB




Figure 50. VGA Overdrive Recovery, V_{INH} 4 mV p-p to 275 mV p-p Burst,
 $V_{GAIN} = 1$ V VGA Output Shown Attenuated by 24 dB




Figure 51. Enable Response, Top: V_{ENB} , Bottom: V_{OUT} , $V_{INH} = 30$ mV p-p




Figure 52. Enable Response, Large Signal,
Top: V_{ENB} , Bottom: V_{OUT} , $V_{INH} = 150$ mV p-p




Figure 53. PSRR vs. Frequency (No Bypass Capacitor)




Figure 54. Quiescent Supply Current vs. Temperature

TEST CIRCUITS

MEASUREMENT CONSIDERATIONS

Figure 55 through Figure 68 show typical measurement configurations and proper interface values for measurements with $50\ \Omega$ conditions.

Short-circuit input noise measurements are made as shown in Figure 62. The input-referred noise level is determined by

dividing the output noise by the numerical gain between Point A and Point B and accounting for the noise floor of the spectrum analyzer. The gain should be measured at each frequency of interest and with low signal levels because a $50\ \Omega$ load is driven directly. The generator is removed when noise measurements are made.




Figure 55. Test Circuit—Gain and Bandwidth Measurements




Figure 56. Test Circuit—Frequency Response for Various Matched Source Impedances




Figure 57. Test Circuit—Frequency Response for Unterminated LNA, $R_S = 50\ \Omega$




Figure 58. Test Circuit—Group Delay vs. Frequency for Two Values of AC Coupling




Figure 59. Test Circuit—LNA Input Impedance vs. Frequency in Standard and Smith Chart (S11) Formats




Figure 60. Test Circuit—Frequency Response for Unterminated LNA, Single-Ended




Figure 61. Test Circuit—Short-Circuit, Input-Referred Noise




Figure 62. Test Circuit—Noise Figure




Figure 63. Test Circuit—Harmonic Distortion vs. Load Resistance




Figure 64. Test Circuit—Harmonic Distortion vs. Load Capacitance




Figure 65. Test Circuit—IMD3 vs. Frequency




Figure 66. Test Circuit—Pulse Response Measurements




Figure 67. Test Circuit—Gain and Enable Transient Response




Figure 68. Test Circuit—PSRR vs. Frequency

THEORY OF OPERATION

OVERVIEW

The AD8331/AD8332/AD8334 operate in the same way. Figure 69, Figure 70, and Figure 71 are functional block diagrams of the three devices.




Figure 69. AD8331 Functional Block Diagram




Figure 70. AD8332 Functional Block Diagram




Figure 71. AD8334 Functional Block Diagram

Each channel contains an LNA that provides user-adjustable input impedance termination, a differential X-AMP VGA, and a programmable gain postamp with adjustable output voltage limiting. Figure 72 shows a simplified block diagram with external components.




Figure 72. Simplified Block Diagram

The linear-in-dB, gain control interface is trimmed for slope and absolute accuracy. The gain range is +48 dB, extending from –4.5 dB to +43.5 dB in LO gain and +7.5 dB to +55.5 dB in HI gain mode. The slope of the gain control interface is 50 dB/V, and the gain control range is 40 mV to 1 V. Equation 1 and Equation 2 are the expressions for gain.

$$\text{GAIN (dB)} = 50 \text{ (dB/V)} \times V_{\text{GAIN}} - 6.5 \text{ dB, (HILO} = \text{LO}) \quad (1)$$

or

$$\text{GAIN (dB)} = 50 \text{ (dB/V)} \times V_{\text{GAIN}} + 5.5 \text{ dB, (HILO} = \text{HI}) \quad (2)$$

The ideal gain characteristics are shown in Figure 73.




Figure 73. Ideal Gain Control Characteristics

The gain slope is negative with MODE pulled high (where available), as follows:

$$\text{GAIN (dB)} = -50 \text{ (dB/V)} \times V_{\text{GAIN}} + 45.5 \text{ dB, (HILO} = \text{LO}) \quad (3)$$

or

$$\text{GAIN (dB)} = -50 \text{ (dB/V)} \times V_{\text{GAIN}} + 57.5 \text{ dB, (HILO} = \text{HI}) \quad (4)$$

The LNA converts a single-ended input to a differential output with a voltage gain of 19 dB. If only one output is used, the gain is 13 dB. The inverting output is used for active input impedance termination. Each of the LNA outputs is capacitively coupled to a VGA input. The VGA consists of an attenuator with a range of 48 dB followed by an amplifier with 21 dB of gain for a net gain range of –27 dB to +21 dB. The X-AMP, gain interpolation technique results in low gain error and uniform bandwidth, and differential signal paths minimize distortion.

The final stage is a logic programmable amplifier with gains of 3.5 dB or 15.5 dB. The LO and HI gain modes are optimized for 12-bit and 10-bit ADC applications, in terms of output-referred noise and absolute gain range. Output voltage limiting can be programmed by the user.

LOW NOISE AMPLIFIER (LNA)

Good noise performance in the AD8331/AD8332/AD8334 relies on a proprietary ultralow noise preamplifier at the beginning of the signal chain, which minimizes the noise contribution in the following VGA. Active impedance control optimizes noise performance for applications that benefit from input matching.

A simplified schematic of the LNA is shown in Figure 74. INH is capacitively coupled to the source. A bias generator establishes dc input bias voltages of 3.25 V and centers the output common-mode levels at 2.5 V. A capacitor C_{LMD} (can be the same value as the input coupling capacitor C_{INH}) is connected from the LMD pin to ground to decouple the LMD bus. The LMD pin is not useable for configuring the LNA as a differential input amplifier.




Figure 74. Simplified LNA Schematic

The LNA supports differential output voltages as high as 5 V p-p, with positive and negative excursions of ± 1.25 V, about a common-mode voltage of 2.5 V. Because the differential gain magnitude is 9, the maximum input signal before saturation is ± 275 mV or $+550$ mV p-p. Overload protection ensures quick recovery time from large input voltages. Because the inputs are capacitively coupled to a bias voltage near midsupply, very large inputs can be handled without interacting with the ESD protection.

Low value feedback resistors and the current-driving capability of the output stage allow the LNA to achieve a low input-referred voltage noise of $0.74 \text{ nV}/\sqrt{\text{Hz}}$. This is achieved with a current consumption of only 11 mA per channel (55 mW). On-chip resistor matching results in precise single-ended gains of $4.5 \times$ ($9 \times$ differential), critical for accurate impedance control. The use of a fully differential topology and negative feedback minimizes distortion. Low HD2 is particularly important in second harmonic ultrasound imaging applications. Differential signaling enables smaller swings at each output, further reducing third-order distortion.