## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

Superior Performance High Unity Gain BW: 50 MHz
Low Supply Current: 5.3 mA
High Slew Rate: $300 \mathrm{~V} / \mu \mathrm{s}$
Excellent Video Specifications 0.04\% Differential Gain (NTSC and PAL) $0.19^{\circ}$ Differential Phase (NTSC and PAL)
Drives Any Capacitive Load
Fast Settling Time to 0.1\% (10 V Step): 65 ns
Excellent DC Performance
High Open-Loop Gain $5.5 \mathrm{~V} / \mathrm{mV}\left(R_{\text {LOAD }}=1 \mathrm{k} \Omega\right)$
Low Input Offset Voltage: 0.5 mV
Specified for $\pm 5 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ Operation
Available in a Wide Variety of Options
Plastic DIP and SOIC Packages
Cerdip Package
Die Form
MIL-STD-883B Processing
Tape \& Reel (EIA-481A Standard)
Dual Version Available: AD827 (8 Lead)
Enhanced Replacement for LM6361
Replacement for HA2544, HA2520/2/5 and EL2020

## APPLICATIONS

Video Instrumentation Imaging Equipment
Copiers, Fax, Scanners, Cameras
High Speed Cable Driver
High Speed DAC and Flash ADC Buffers

## PRODUCT DESCRIPTION

The AD847 represents a breakthrough in high speed amplifiers offering superior ac \& dc performance and low power, all at low cost. The excellent dc performance is demonstrated by its $\pm 5 \mathrm{~V}$


Quiescent Current vs. Supply Voltage
REV. F

[^0] otherwise under any patent or patent rights of Analog Devices.

CONNECTION DIAGRAM
Plastic DIP (N),
Small Outline ( R ) and
Cerdip (Q) Packages

specifications which include an open-loop gain of $3500 \mathrm{~V} / \mathrm{V}$ ( $500 \Omega$ load) and low input offset voltage of 0.5 mV . Commonmode rejection is a minimum of 78 dB . Output voltage swing is $\pm 3 \mathrm{~V}$ into loads as low as $150 \Omega$. Analog Devices also offers over 30 other high speed amplifiers from the low noise AD 829 $(1.7 \mathrm{nV} / \sqrt{\mathrm{Hz}})$ to the ultimate video amplifier, the AD811, which features $0.01 \%$ differential gain and $0.01^{\circ}$ differential phase.

## APPLICATION HIGHLIGHTS

1. As a buffer the AD847 offers a full-power bandwidth of 12.7 MHz ( $5 \mathrm{~V} \mathrm{p-p}$ with $\pm 5 \mathrm{~V}$ supplies) making it outstanding as an input buffer for flash A/D converters.
2. The low power and small outline package of the AD847 make it very well suited for high density applications such as multiple pole active filters.
3. The AD847 is internally compensated for unity gain operation and remains stable when driving any capacitive load.


AD847 Driving Capacitive Loads

One Technology Way, P.O. Box 9106, Norw ood, M A 02062-9106, U.S.A. Tel: 617/329-4700

Fax: 617/326-8703

## AD847* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- Universal Evaluation Board for Single High Speed Operational Amplifiers


## DOCUMENTATION

## Application Notes

- AN-402: Replacing Output Clamping Op Amps with Input Clamping Amps
- AN-417: Fast Rail-to-Rail Operational Amplifiers Ease Design Constraints in Low Voltage High Speed Systems
- AN-581: Biasing and Decoupling Op Amps in Single Supply Applications


## Data Sheet

- AD847: High Speed, Low Power Monolithic Op Amp Data Sheet
- AD847: Military Data Sheet


## User Guides

- UG-135: Evaluation Board for Single, High Speed Operational Amplifiers (8-Lead SOIC and Exposed Paddle)


## TOOLS AND SIMULATIONS

- Analog Filter Wizard
- Analog Photodiode Wizard
- Power Dissipation vs Die Temp
- VRMS/dBm/dBu/dBV calculators
- AD847 SPICE Macro-Model


## REFERENCE MATERIALS

## Product Selection Guide

- High Speed Amplifiers Selection Table


## Tutorials

- MT-032: Ideal Voltage Feedback (VFB) Op Amp
- MT-033: Voltage Feedback Op Amp Gain and Bandwidth
- MT-047: Op Amp Noise
- MT-048: Op Amp Noise Relationships: 1/f Noise, RMS Noise, and Equivalent Noise Bandwidth
- MT-049: Op Amp Total Output Noise Calculations for Single-Pole System
- MT-050: Op Amp Total Output Noise Calculations for Second-Order System
- MT-052: Op Amp Noise Figure: Don't Be Misled
- MT-053: Op Amp Distortion: HD, THD, THD + N, IMD, SFDR, MTPR
- MT-056: High Speed Voltage Feedback Op Amps
- MT-058: Effects of Feedback Capacitance on VFB and CFB Op Amps
- MT-059: Compensating for the Effects of Input Capacitance on VFB and CFB Op Amps Used in Current-toVoltage Converters
- MT-060: Choosing Between Voltage Feedback and Current Feedback Op Amps


## DESIGN RESOURCES

- AD847 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all AD847 EngineerZone Discussions.

## SAMPLE AND BUY $\square$

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## AD847-SPECIFICATIONS ${ }_{\text {er }}^{T_{A}=25^{\circ} \text {, unless onememse notes) }}$

| Model | Conditions | $\mathrm{V}_{\text {S }}$ | AD 847J |  |  | AD 847AR |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| INPUT OFFSET VOLTAGE ${ }^{1}$ Offset Drift | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ | $\pm 5 \mathrm{~V}$ |  | $\begin{aligned} & 0.5 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathbf{1} \\ & 3.5 \end{aligned}$ |  | $\begin{aligned} & 0.5 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathbf{1} \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| INPUT BIAS CURRENT | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 5 \mathrm{~V}, \pm 15 \mathrm{~V}$ |  | 3.3 | $\begin{aligned} & \mathbf{6 . 6} \\ & 7.2 \end{aligned}$ |  | 3.3 | $\begin{aligned} & \mathbf{6 . 6} \\ & 10 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| INPUT OFFSET CURRENT Offset Current Drift | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 5 \mathrm{~V}, \pm 15 \mathrm{~V}$ |  | $\begin{aligned} & 50 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \mathbf{3 0 0} \\ & 400 \end{aligned}$ |  | $\begin{aligned} & \mathbf{5 0} \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \mathbf{3 0 0} \\ & 500 \end{aligned}$ | nA <br> nA <br> $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |
| OPEN-LOOP GAIN | $\begin{gathered} \mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V} \\ \mathrm{R}_{\text {LOAD }}=500 \Omega \\ \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ \mathrm{R}_{\text {LOAD }}=150 \Omega \\ \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\ \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{gathered}$ | $\pm 5 \mathrm{~V}$ $\pm 15 \mathrm{~V}$ | 2 1 <br> 3 <br> 1.5 | $\begin{aligned} & 3.5 \\ & 1.6 \\ & 5.5 \end{aligned}$ |  | 2 <br> 3 <br> 1.5 | $\begin{aligned} & 3.5 \\ & 1.6 \\ & 5.5 \end{aligned}$ |  | V/mV <br> V/mV <br> V/mV <br> V/mV <br> V/mV |
| DYNAMIC PERFORMANCE <br> Unity Gain Bandwidth <br> Full Power Bandwidth ${ }^{2}$ <br> Slew Rate ${ }^{3}$ <br> Settling Time to $0.1 \%, \mathrm{R}_{\mathrm{LOAD}}=250 \Omega$ <br> to $0.01 \%, \mathrm{R}_{\mathrm{LOAD}}=250 \Omega$ <br> Phase Margin <br> Differential Gain <br> Differential Phase | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \mathrm{p-p} \\ & \mathrm{R}_{\text {LOAD }}=500 \Omega, \\ & \mathrm{~V}_{\text {OUT }}=20 \mathrm{Vp-p}, \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \\ & -2.5 \mathrm{~V} \text { to }+2.5 \mathrm{~V} \\ & 10 \mathrm{~V} \mathrm{Step}, \mathrm{~A}_{\mathrm{V}}=-1 \\ & -2.5 \mathrm{~V} \text { to }+2.5 \mathrm{~V} \\ & 10 \mathrm{~V} \mathrm{Step}, \mathrm{~A}_{\mathrm{V}}=-1 \\ & \mathrm{C}_{\text {LOAD }}=10 \mathrm{pF} \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{f} \approx 4.4 \mathrm{MHz}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{f} \approx 4.4 \mathrm{MHz}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \\ & \pm 5 \mathrm{~V} \\ & \\ & \pm 15 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | 225 | $\begin{aligned} & 35 \\ & 50 \\ & \\ & 12.7 \\ & 4.7 \\ & 200 \\ & 300 \\ & \\ & 65 \\ & 65 \\ & 140 \\ & 120 \\ & \\ & 50 \\ & 0.04 \\ & 0.19 \end{aligned}$ |  | 225 | $\begin{aligned} & 35 \\ & 50 \\ & 12.7 \\ & 4.7 \\ & 200 \\ & 300 \\ & \\ & 65 \\ & 65 \\ & 140 \\ & 120 \\ & \\ & 50 \\ & 0.04 \\ & 0.19 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> V/ $/ \mathrm{s}$ <br> V/ $\mu \mathrm{s}$ <br> ns <br> ns <br> ns <br> ns <br> Degree <br> \% <br> Degree |
| COMMON-MODE REJECTION | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 78 \\ & 78 \\ & 75 \end{aligned}$ | $\begin{aligned} & \hline 95 \\ & 95 \end{aligned}$ |  | $\begin{aligned} & 78 \\ & 78 \\ & 75 \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| POWER SUPPLY REJECTION | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ |  | $\begin{aligned} & \mathbf{7 5} \\ & 72 \end{aligned}$ | 86 |  | $\begin{aligned} & \hline 75 \\ & 72 \end{aligned}$ | 86 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| INPUT VOLT AGE NOISE | $\mathrm{f}=10 \mathrm{kHz}$ | $\pm 15 \mathrm{~V}$ |  | 15 |  |  | 15 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| INPUT CURRENT NOISE | $\mathrm{f}=10 \mathrm{kHz}$ | $\pm 15 \mathrm{~V}$ |  | 1.5 |  |  | 1.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| INPUT COMMON-MODE VOLTAGE RANGE |  | $\pm 5 \mathrm{~V}$ <br> $\pm 15 \mathrm{~V}$ |  | $\begin{aligned} & +4.3 \\ & -3.4 \\ & +14.3 \\ & -13.4 \end{aligned}$ |  |  | $\begin{aligned} & +4.3 \\ & -3.4 \\ & +14.3 \\ & -13.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT VOLTAGE SWING <br> Short-Circuit Current | $\begin{aligned} & \mathrm{R}_{\mathrm{LOAD}}=500 \Omega \\ & \mathrm{R}_{\mathrm{LOAD}}=150 \Omega \\ & \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{LOAD}}=500 \Omega \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 2.5 \\ & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3 \\ & 32 \end{aligned}$ |  | $\begin{array}{\|l} \hline 3.0 \\ 2.5 \\ 12 \\ 10 \end{array}$ | $\begin{aligned} & 3.6 \\ & 3 \\ & 32 \end{aligned}$ |  | $\begin{aligned} & \pm \mathrm{V} \\ & \pm \mathrm{V} \\ & \pm \mathrm{V} \\ & \pm \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| INPUT RESIST ANCE |  |  |  | 300 |  |  | 300 |  | $\mathrm{k} \Omega$ |
| INPUT CAPACIT ANCE |  |  |  | 1.5 |  |  | 1.5 |  | pF |
| OUTPUT RESISTANCE | Open Loop |  |  | 15 |  |  | 15 |  | $\Omega$ |
| POWER SUPPLY <br> Operating Range Quiescent Current | $\begin{aligned} & \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}} \\ & \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | $\pm 5 \mathrm{~V}$ <br> $\pm 15 \mathrm{~V}$ | $\pm 4.5$ | $\begin{gathered} 4.8 \\ 5.3 \end{gathered}$ | $\begin{aligned} & \pm \mathbf{1 8} \\ & \mathbf{6 . 0} \\ & 7.3 \\ & \mathbf{6 . 3} \\ & 7.6 \end{aligned}$ | $\pm 4.5$ | $4.8$ $5.3$ | $\begin{aligned} & \pm \mathbf{1 8} \\ & \mathbf{6 . 0} \\ & 7.3 \\ & \mathbf{6 . 3} \\ & 7.6 \end{aligned}$ | V <br> mA <br> mA <br> mA <br> mA |

## NOTES

${ }^{1}$ Input Offset Voltage Specifications are guaranteed after 5 minutes at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
${ }^{2}$ Full Power Bandwidth $=$ Slew Rate $/ 2 \pi \mathrm{~V}_{\text {Peak }}$.
${ }^{3}$ Slew Rate is measured on rising edge.
All min and max specifications are guaranteed. Specifications in boldface are $100 \%$ tested at final electrical test
Specifications subject to change without notice.

| Model | Conditions | $\mathrm{V}_{\text {S }}$ | AD 847AQ |  |  | AD 847S |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| INPUT OFFSET VOLTAGE ${ }^{1}$ Offset Drift | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 5 \mathrm{~V}$ |  | $\begin{aligned} & 0.5 \\ & 15 \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ |  | 0.5 15 | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| INPUT BIAS CURRENT | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 5 \mathrm{~V}, \pm 15 \mathrm{~V}$ |  | 3.3 | $\begin{aligned} & \hline 5 \\ & 7.5 \end{aligned}$ |  | 3.3 | $\begin{aligned} & 5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| INPUT OFFSET CURRENT Offset Current Drift | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\pm 5 \mathrm{~V}, \pm 15 \mathrm{~V}$ |  | $\begin{aligned} & 50 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ |  | 50 $0.3$ | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ | nA nA nA/ ${ }^{\circ} \mathrm{C}$ |
| OPEN-LOOP GAIN | $\begin{gathered} \mathrm{V}_{\text {OUT }}= \pm 2.5 \mathrm{~V} \\ \mathrm{R}_{\text {LOAD }}=500 \Omega \\ \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \\ \mathrm{R}_{\text {LOAD }}=150 \Omega \\ \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\ \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{gathered}$ | $\pm 5 \mathrm{~V}$ $\pm 15 \mathrm{~V}$ | 2 1 <br> 3 <br> 1.5 | $\begin{aligned} & 3.5 \\ & 1.6 \\ & 5.5 \end{aligned}$ |  | 2 1 <br> 3 <br> 1.5 | $\begin{aligned} & 3.5 \\ & 1.6 \\ & 5.5 \end{aligned}$ |  | V/mV <br> V/mV <br> $\mathrm{V} / \mathrm{mV}$ <br> V/mV <br> V/mV |
| DYNAMIC PERFORMANCE <br> Unity Gain Bandwidth <br> Full Power Bandwidth ${ }^{2}$ <br> Slew Rate ${ }^{3}$ <br> Settling Time to $0.1 \%, \mathrm{R}_{\text {LOAD }}=250 \Omega$ to $0.01 \%, \mathrm{R}_{\mathrm{LOAD}}=250 \Omega$ <br> Phase Margin <br> Differential Gain <br> Differential Phase | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \mathrm{p-p} \\ & \mathrm{R}_{\text {LOAD }}=500 \Omega, \\ & \mathrm{~V}_{\text {OUT }}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \\ & -2.5 \mathrm{~V} \text { to }+2.5 \mathrm{~V} \\ & 10 \mathrm{~V} \text { Step, } \mathrm{A}_{\mathrm{V}}=-1 \\ & -2.5 \mathrm{~V} \text { to }+2.5 \mathrm{~V} \\ & 10 \mathrm{~V} \mathrm{Step}, \mathrm{~A}_{\mathrm{V}}=-1 \\ & \mathrm{C}_{\text {LOAD }}=10 \mathrm{pF} \\ & \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{f} \approx 4.4 \mathrm{MHz}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \\ & \mathrm{f} \approx 4.4 \mathrm{MHz}, \mathrm{R}_{\text {LOAD }}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \\ & \pm 5 \mathrm{~V} \\ & \\ & \pm 15 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | 225 | $\begin{aligned} & 35 \\ & 50 \\ & \\ & 12.7 \\ & 4.7 \\ & 200 \\ & 300 \\ & \\ & 65 \\ & 65 \\ & 140 \\ & 120 \\ & \\ & 50 \\ & 0.04 \\ & 0.19 \end{aligned}$ |  | 225 | $\begin{aligned} & 35 \\ & 50 \\ & \\ & 12.7 \\ & 4.7 \\ & 200 \\ & 300 \\ & \\ & 65 \\ & 65 \\ & 140 \\ & 120 \\ & \\ & 50 \\ & 0.04 \\ & 0.19 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> ns <br> ns <br> ns <br> Degree <br> \% <br> Degree |
| COMMON-MODE REJECTION | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}= \pm 12 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{MIN}} \text { to } \mathrm{T}_{\mathrm{MAX}} \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 80 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ |  | $\begin{aligned} & \hline 80 \\ & 80 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 95 \\ & 95 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| POWER SUPPLY REJECTION | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\ & \mathrm{~T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{aligned}$ |  | $\begin{aligned} & 75 \\ & 72 \end{aligned}$ | 86 |  | $\begin{aligned} & 75 \\ & 72 \end{aligned}$ | 86 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| INPUT VOLT AGE NOISE | $\mathrm{f}=10 \mathrm{kHz}$ | $\pm 15 \mathrm{~V}$ |  | 15 |  |  | 15 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| INPUT CURRENT NOISE | $\mathrm{f}=10 \mathrm{kHz}$ | $\pm 15 \mathrm{~V}$ |  | 1.5 |  |  | 1.5 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| INPUT COMMON-MODE VOLTAGE RANGE |  | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & +4.3 \\ & -3.4 \\ & +14.3 \\ & -13.4 \end{aligned}$ |  |  | $\begin{aligned} & +4.3 \\ & -3.4 \\ & +14.3 \\ & -13.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT VOLTAGE SWING <br> Short-Circuit Current | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{LOAD}}=500 \Omega \\ & \mathrm{R}_{\mathrm{LOAD}}=150 \Omega \\ & \mathrm{R}_{\mathrm{LOAD}}=1 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{LOAD}}=500 \Omega \end{aligned}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 3.0 \\ & 2.5 \\ & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3 \\ & 32 \end{aligned}$ |  | $\begin{aligned} & \hline 3.0 \\ & 2.5 \\ & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3 \\ & 32 \end{aligned}$ |  | $\begin{aligned} & \pm \mathrm{V} \\ & \pm \mathrm{V} \\ & \pm \mathrm{V} \\ & \pm \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| INPUT RESISTANCE |  |  |  | 300 |  |  | 300 |  | k $\Omega$ |
| INPUT CAPACIT ANCE |  |  |  | 1.5 |  |  | 1.5 |  | pF |
| OUTPUT RESISTANCE | Open Loop |  |  | 15 |  |  | 15 |  | $\Omega$ |
| POWER SUPPLY <br> Operating Range Quiescent Current | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ <br> $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & \pm 5 \mathrm{~V} \\ & \pm 15 \mathrm{~V} \end{aligned}$ | $\pm 4.5$ | $\begin{gathered} 4.8 \\ 5.3 \end{gathered}$ | $\begin{aligned} & \pm 18 \\ & \mathbf{5 . 7} \\ & \mathbf{7 . 0} \\ & \mathbf{6 . 3} \\ & \mathbf{7 . 6} \end{aligned}$ | $\pm 4.5$ | $\begin{aligned} & 4.8 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & 5.7 \\ & 7.8 \\ & 6.3 \\ & 8.4 \end{aligned}$ | V <br> mA <br> mA <br> mA <br> mA |

## AD847



## ESD SUSCEPTIBILITY

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 volts, which readily accumulate on the human body and on test equipment, can discharge without detection. Although the AD847 features proprietary ESD protection circuitry, permanent damage may still occur on these devices if they are subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.

## METALIZATION PHOTOGRAPH

Contact factory for latest dimensions.
Dimensions shown in inches and (mm).


ORDERING GUIDE

| Models* | Temperature <br> Range $-{ }^{\circ}$ C | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD847JN | 0 to +70 | Plastic | $\mathrm{N}-8$ |
| AD847JR | 0 to +70 | SOIC | $\mathrm{R}-8$ |
| AD 847AQ | -40 to +85 | Cerdip | $\mathrm{Q}-8$ |
| AD847AR | -40 to +85 | SOIC | $\mathrm{R}-8$ |
| AD847SQ | -55 to +125 | Cerdip | Q-8 |
| AD847SQ/883B | -55 to +125 | Cerdip | Q-8 |
| 5962-8964701PA | -55 to +125 | Cerdip | Q-8 |

*AD847 also available in J and S grade chips, and AD847JR and AD847AR are available in tape and reel.

## Typical Characteristics ( $\Theta+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{v}$, unless otherwise noted)



Figure 1. Input Common-Mode Range vs. Supply Voltage


Figure 3. Output Voltage Swing vs. Load Resistance


Figure 5. Input Bias Current vs. Temperature


Figure 2. Output Voltage Swing vs. Supply Voltage


Figure 4. Quiescent Current vs. Supply Voltage


Figure 6. Output Impedance vs. Frequency


Figure 7. Quiescent Current vs. Temperature


Figure 9. Gain Bandwidth Product vs. Temperature


Figure 11. Open-Loop Gain vs. Load Resistance


Figure 8. Short-Circuit Current Limit vs. Temperature


Figure 10. Open-Loop Gain and Phase Margin vs. Frequency


Figure 12. Power Supply Rejection vs. Frequency


Figure 13. Common-Mode Rejection vs. Frequency


Figure 15. Output Swing and Error vs. Settling Time


Figure 17. Input Voltage Noise Spectral Density


Figure 14. Large Signal Frequency Response


Figure 16. Harmonic Distortion vs. Frequency


Figure 18. Slew Rate vs. Temperature


Figure 19. Inverting Amplifier Configuration


Figure 19a. Inverter Large
Signal Pulse Response


Figure 19b. Inverter Small Signal Pulse Response


Figure 20. Noninverting Amplifier Configuration


Figure 20a. Noninverting Large Signal Pulse Response


Figure 20b. Noninverting Small Signal Pulse Response

## OFFSET NULLING

The input offset voltage of the AD 847 is very low for a high speed op amp, but if additional nulling is required, the circuit shown in Figure 21 can be used.


Figure 21. Offset Nulling

## INPUT CONSIDERATIONS

An input resistor ( $\mathrm{R}_{\text {IN }}$ in Figure 20) is required in circuits where the input to the AD 847 will be subjected to transient or continuous overload voltages exceeding the $\pm 6 \mathrm{~V}$ maximum differential limit. This resistor provides protection for the input transistors by limiting the maximum current that can be forced into their bases.

For high performance circuits it is recommended that a resistor ( $\mathrm{R}_{\mathrm{B}}$ in Figures 19 and 20) be used to reduce bias current errors by matching the impedance at each input. The offset voltage error will be reduced by more than an order of magnitude.

## THEORY OF OPERATION

The AD847 is fabricated on Analog Devices' proprietary complementary bipolar ( CB ) process which enables the construction of pnp and npn transistors with similar $\mathrm{f}_{\mathrm{T}} \mathrm{S}$ in the 600 MHz to 800 MHz region. The AD 847 circuit (Figure 22) includes an npn input stage followed by fast pnps in the folded cascode intermediate gain stage. The CB pnps are also used in the current amplifying output stage. The internal compensation capacitance that makes the AD 847 unity gain stable is provided by the junction capacitances of transistors in the gain stage.
The capacitor, $\mathrm{C}_{\mathrm{F}}$, in the output stage mitigates the effect of capacitive loads. At low frequencies and with low capacitive loads, the gain from the compensation node to the output is very close to unity. In this case $\mathrm{C}_{\mathrm{F}}$ is bootstrapped and does not contribute to the compensation capacitance of the part. As the capacitive load is increased, a pole is formed with the output impedance of the output stage. This reduces the gain, and therefore, $\mathrm{C}_{\mathrm{F}}$ is incompletely bootstrapped. Some fraction of $\mathrm{C}_{\mathrm{F}}$ contributes to the compensation capacitance, and the unity gain bandwidth falls. As the load capacitance is increased, the bandwidth continues to fall, and the amplifier remains stable.


Figure 22. AD847 Simplified Schematic

## GROUNDING AND BYPASSING

In designing practical circuits with the AD847, the user must remember that whenever high frequencies are involved, some special precautions are in order. Circuits must be built with short interconnect leads. A large ground plane should be used whenever possible to provide a low resistance, low inductance circuit path, as well as minimizing the effects of high frequency coupling. Sockets should be avoided because the increased interlead capacitance can degrade bandwidth.
Feedback resistors should be of low enough value to assure that the time constant formed with the capacitance at the amplifier summing junction will not limit the amplifier performance. Resistor values of less than $5 \mathrm{k} \Omega$ are recommended. If a larger resistor must be used, a small ( $<10 \mathrm{pF}$ ) feedback capacitor in parallel with the feedback resistor, $\mathrm{R}_{\mathrm{F}}$, may be used to compensate for the input capacitances and optimize the dynamic performance of the amplifier.
Power supply leads should be bypassed to ground as close as possible to the amplifier pins. Ceramic disc capacitors of $0.1 \mu \mathrm{~F}$ are recommended.

## AD847

## VIDEO LINE DRIVER

The AD847 functions very well as a low cost, high speed line driver for either terminated or unterminated cables. Figure 23 shows the AD847 driving a doubly terminated cable in a follower configuration.

The termination resistor, $\mathrm{R}_{\mathrm{T}}$, (when equal to the cable's characteristic impedance) minimizes reflections from the far end of the cable. While operating from $\pm 5 \mathrm{~V}$ supplies, the AD847 maintains a typical slew rate of $200 \mathrm{~V} / \mu \mathrm{s}$, which means it can drive a $\pm 1 \mathrm{~V}, 30 \mathrm{MHz}$ signal into a terminated cable.


Figure 23. Video Line Driver
Table I. Video Line Driver Performance Chart

| $\mathbf{V}_{\text {IN }} *$ | $\mathbf{V}_{\text {SUPPLY }}$ | $\mathbf{C}_{\mathbf{C}}$ | $\mathbf{- 3 ~ d B ~ B}$ | Over- <br> shoot |
| :--- | :--- | :--- | :--- | :--- |
| 0 dB or $\pm 500 \mathrm{mV}$ Step | $\pm 15$ | 20 pF | 23 MHz | $4 \%$ |
| 0 dB or $\pm 500 \mathrm{mV}$ Step | $\pm 15$ | 15 pF | 21 MHz | $0 \%$ |
| 0 dB or $\pm 500 \mathrm{mV}$ Step | $\pm 15$ | 0 pF | 13 MHz | $0 \%$ |
| 0 dB or $\pm 500 \mathrm{mV}$ Step | $\pm 5$ | 20 pF | 18 MHz | $2 \%$ |
| 0 dB or $\pm 500 \mathrm{mV}$ Step | $\pm 5$ | 15 pF | 16 MHz | $0 \%$ |
| 0 dB or $\pm 500 \mathrm{mV}$ Step | $\pm 5$ | 0 pF | 11 MHz | $0 \%$ |

*-3 dB bandwidth numbers are for the 0 dBm signal input. Overshoot numbers are the percent overshoot of the 1 volt step input.

A back-termination resistor ( $\mathrm{R}_{\mathrm{BT}}$, also equal to the characteristic impedance of the cable) may be placed between the AD847 output and the cable input, in order to damp any reflected signals caused by a mismatch between $\mathrm{R}_{\mathrm{T}}$ and the cable's characteristic impedance. This will result in a flatter frequency response, although this requires that the op amp supply $\pm 2 \mathrm{~V}$ to the output in order to achieve $a \pm 1 \mathrm{~V}$ swing at resistor $\mathrm{R}_{\mathrm{T}}$.

Figure 24 shows the AD 847 driving 100 pF and 1000 pF loads.


Figure 24. AD847 Driving Capacitive Loads

## FLASH ADC INPUT BUFFER

The 35 MHz unity gain bandwidth of the AD 847 makes it an excellent choice for buffering the input of high speed flash A/D converters, such as the AD9048.

Figure 25 shows the AD 847 as a unity inverter for the input to the AD9048.


Figure 25. Flash ADC Input Buffer

A High Speed, Three Op-Amp In-Amp
The circuit of Figure 26 lends itself well to CCD imaging and other video speed applications. It uses two high speed CB process op-amps: Amplifier A3, the output amplifier, is an AD847.

The input amplifier (A1 and A2) is an AD 827 , which is a dual version of the AD847. This circuit has the optional flexibility of both dc and ac trims for common-mode rejection, plus the ability to adjust for minimum settling time.


BANDWIDTH, SETTLING TIME AND TOTAL HARMONIC DISTORTION VS. GAIN

| GAIN | $\mathbf{R}_{G}$ | $\begin{aligned} & \mathrm{C}_{\text {ADJ }} \\ & (\mathrm{pF}) \end{aligned}$ | SMALL SIGNAL BANDWIDTH | SETTLING <br> TIME <br> TO 0.1\% | THD + NOISE BELOW INPUT LEVEL <br> @ 10kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | OPEN | 2-8 | 16.1 MHz | 200ns | 82dB |
| 2 | 2k $\Omega$ | 2-8 | 14.7MHz | 200ns | 82dB |
| 10 | $226 \Omega$ | 2-8 | 4.5MHz | 370ns | 81 dB |
| 100 | $20 \Omega$ | 2-8 | 660kHz | $2.5 \mu \mathrm{~s}$ | 71dB |

Figure 26. A High Speed In-Amp Circuit for Data Acquisition

## AD847

## HIGH SPEED DAC BUFFER

The wide bandwidth and fast settling time of the AD 847 makes it a very good output buffer for high speed current-output D/A converters like the AD668. As shown in Figure 27, the op amp establishes a summing node at ground for the DAC output. The output voltage is determined by the amplifier's feedback resistor
(10.24 V for a $1 \mathrm{k} \Omega$ resistor). Note that since the DAC generates a positive current to ground, the voltage at the amplifier output will be negative. A $100 \Omega$ series resistor between the noninverting amplifier input and ground minimizes the offset effects of op amp input bias currents.


Figure 27. High Speed DAC Buffer

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or

