# **E**hips<u>mall</u>

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Low Power, 14-Bit, 180 MSPS, Digital-to-Analog Converter and Waveform Generator

# Data Sheet **AD9102**

### **FEATURES**

**On-chip 4096 × 14-bit pattern memory On-chip DDS Power dissipation @ 3.3 V, 4 mA output 96.54 mW @ 180 MSPS Sleep mode: <5 mW @ 3.3 V Supply voltage: 1.8 V to 3.3 V SFDR to Nyquist 87 dBc @ 10 MHz output Phase noise @ 1 kHz offset, 180 MSPS, 8 mA: −150 dBc/Hz Differential current outputs: 8 mA max @ 3.3 V Small footprint, 32-lead, 5 mm × 5 mm LFCSP with 3.6 mm × 3.6 mm exposed paddle, and Pb-free package** 

#### **APPLICATIONS**

**Medical instrumentation Portable instrumentation Signal generators, arbitrary waveform generators Automotive radar**

#### **GENERAL DESCRIPTION**

The AD9102 TxDAC<sup>®</sup> and waveform generator is a high performance digital-to-analog converter (DAC) integrating on-chip pattern memory for complex waveform generation with a direct digital synthesizer (DDS).

The DDS is a 14-bit output, up to 180 MSPS master clock sine wave generator with a 24-bit tuning word, allowing 10.8 Hz/LSB frequency resolution.

SRAM data can include directly generated stored waveforms, amplitude modulation patterns applied to DDS outputs, or DDS frequency tuning words.

An internal pattern control state machine lets the user program the pattern period for the DAC as well the start delay within the pattern period for the signal output on the DAC .

A SPI interface is used to configure the digital waveform generator and load patterns into the SRAM.

A gain adjustment factor and an offset adjustment are applied to the digital signal on their way into the DAC.

The AD9102 offers exceptional ac and dc performance and supports DAC sampling rates of up to 180 MSPS.

The flexible power supply operating range of 1.8 V to 3.3 V and low power dissipation of the AD9102 make it well suited for portable and low power applications.

#### **PRODUCT HIGHLIGHTS**

- 1. High Integration. On-chip DDS and  $4096 \times 14$  pattern memory.
- 2. Low Power. Power-down mode provides for low power idle periods.



#### **Rev. 0**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2013 Analog Devices, Inc. All rights reserved.**

# **FUNCTIONAL BLOCK DIAGRAM**

# AD9102\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

# [COMPARABLE PARTS](http://www.analog.com/parametricsearch/en/11018?doc=AD9102.pdf&p0=1&lsrc=pst)

View a parametric search of comparable parts.

## **[EVALUATION KITS](http://www.analog.com/ad9102/evalkits?doc=AD9102.pdf&p0=1&lsrc=ek)**

• AD9102 Evaluation Board

## [DOCUMENTATION](http://www.analog.com/ad9102/documentation?doc=AD9102.pdf&p0=1&lsrc=doc)<sup>IC</sup>

#### Data Sheet

• AD9102: Low Power, 14 Bit, 180MSPS, Digital to Analog Converter and Waveform Generator Data Sheet

# [TOOLS AND SIMULATIONS](http://www.analog.com/ad9102/tools?doc=AD9102.pdf&p0=1&lsrc=tools)

• AD9102 IBIS Model

# [REFERENCE MATERIALS](http://www.analog.com/ad9102/referencematerials?doc=AD9102.pdf&p0=1&lsrc=rm)<sup>IO</sup>

#### Informational

• Advantiv™ Advanced TV Solutions

#### Press

• Quad 12-Bit and Single 14-Bit, 180-MSPS D/A Converters Integrate Complex Waveform Generation Function

## [DESIGN RESOURCES](http://www.analog.com/ad9102/designsources?doc=AD9102.pdf&p0=1&lsrc=dr)<sup>D</sup>

- AD9102 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

# [DISCUSSIONS](http://www.analog.com/ad9102/discussions?doc=AD9102.pdf&p0=1&lsrc=disc)

View all AD9102 EngineerZone Discussions.

## [SAMPLE AND BUY](http://www.analog.com/ad9102/sampleandbuy?doc=AD9102.pdf&p0=1&lsrc=sb) **SAMPLE**

Visit the product page to see pricing options.

## [TECHNICAL SUPPORT](http://www.analog.com/support/technical-support.html?doc=AD9102.pdf&p0=1&lsrc=techs)<sup>[]</sup>

Submit a technical question or find your regional support number.

# [DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9102.pdf&product=AD9102&p0=1&lsrc=dfs)

Submit feedback for this data sheet.

# AD9102

# **TABLE OF CONTENTS**



## 

### **REVISION HISTORY**

1/13-Revision 0: Initial Version

# **SPECIFICATIONS**

### **DC SPECIFICATIONS (3.3 V)**

 $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ ; AVDD = 3.3 V; DVDD = 3.3 V, CLKVDD = 3.3 V; internal CLDO, DLDO1 and DLDO2;  $I<sub>OUTFS</sub> = 8$  mA; maximum sample rate, unless otherwise noted.



### **DC SPECIFICATIONS (1.8 V)**

 $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ ; AVDD = 1.8 V; DVDD = DLDO1 = DLDO2 = 1.8 V; CLKVDD = CLDO = 1.8 V; I<sub>OUTFS</sub> = 4 mA; maximum sample rate, unless otherwise noted.

#### **Table 2.**



#### **DIGITAL TIMING SPECIFICATIONS (3.3 V)**

 $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ ; AVDD = 3.3 V; DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2;  $I<sub>OUTFS</sub> = 8$  mA; maximum sample rate, unless otherwise noted.



## **DIGITAL TIMING SPECIFICATIONS (1.8 V)**

 $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ ; AVDD = 1.8 V; DVDD = DLDO1 = DLDO2 = 1.8 V; CLKVDD = CLDO = 1.8 V; I<sub>OUTFS</sub> = 4 mA; maximum sample rate, unless otherwise noted.



#### **INPUT/OUTPUT SIGNAL SPECIFICATIONS**



**Table 6.** 

#### **AC SPECIFICATIONS (3.3 V)**

T<sub>MIN</sub> to T<sub>MAX</sub>; AVDD = 3.3 V; DVDD = 3.3 V, CLKVDD = 3.3 V, internal CLDO, DLDO1, and DLDO2; I<sub>OUTFS</sub> = 8 mA; maximum sample rate, unless otherwise noted.



<sup>1</sup> Based on 85  $\Omega$  resistors from DAC output terminals to ground.

<sup>2</sup> Start delay = 0  $f_{DAC}$  clock cycles.

#### **AC SPECIFICATIONS (1.8 V)**

 $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ ; AVDD = 1.8 V; DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V; I<sub>OUTFS</sub> = 4 mA; maximum sample rate, unless otherwise noted.

#### **Table 7.**



<sup>1</sup> Based on 85  $\Omega$  resistors from DAC output terminals to ground.

<sup>2</sup> Start delay = 0  $f_{DAC}$  clock cycles.

## **POWER SUPPLY VOLTAGE INPUTS AND POWER DISSIPATION**





# ABSOLUTE MAXIMUM RATINGS

#### **Table 9.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **THERMAL RESISTANCE**

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a standard circuit board for surface-mount packages.  $θ$ <sub>JC</sub> is measured from the solder side (bottom) of the package.

#### **Table 10. Thermal Resistance**



#### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



11220-002

Figure 2. Pin Configuration

#### **Table 11. Pin Function Descriptions**





# TYPICAL PERFORMANCE CHARACTERISTICS

 $AVDD = 3.3$  V,  $DVDD = 3.3$  V,  $CLKVDD = 3.3$  V, internal CLDO, DLDO1, and DLDO2.



Figure 3. SFDR, 2nd and 3rd Harmonics at  $I_{\text{OUTFS}} = 8 \text{ mA}$  vs.  $f_{\text{OUT}}$ 



Figure 4. SFDR, 2nd and 3rd Harmonics at  $I_{\text{OUTFS}} = 4 \text{ mA} \text{ vs. } f_{\text{OUT}}$ 



Figure 5. SFDR, 2nd and 3rd Harmonics at  $I_{\text{OUTFS}} = 2 \text{ mA}$  vs.  $f_{\text{OUT}}$ 





Figure 8. SFDR at Three  $f_{DAC}$  Values vs.  $f_{OUT}$ 



Figure 9. Output Spectrum,  $f_{OUT} = 13.87$  MHz







Figure 11. IMD vs.  $f_{\text{OUT}}$ , Three  $I_{\text{OUTF}}$  Values



Figure 12. NSD vs. fout, Three Ioutes Values







Figure 14. DNL, Three IouTFS Values

# Data Sheet **AD9102**





#### AVDD = 1.8 V, DVDD = DLDO1 = DLDO2 = 1.8 V, CLKVDD = CLDO = 1.8 V



Figure 17. SFDR, 2nd and 3rd Harmonics at  $I_{\text{OUTS}} = 4 \text{ mA}$  vs.  $f_{\text{OUT}}$ 



Figure 18. SFDR, 2nd and 3rd Harmonics at  $I_{\text{OUTFS}} = 2 \text{ mA}$  vs.  $f_{\text{OUT}}$ 



Figure 19. SFDR at Two I<sub>OUTFS</sub> Values vs. f<sub>OUT</sub>



Figure 20. SFDR at Three Temperatures vs.  $f_{OUT}$ 



Figure 21. SFDR at Three f<sub>DAC</sub> Values vs. fout



Figure 22. Output Spectrum,  $f_{OUT} = 13.87$  MHz

# Data Sheet **AD9102**









Figure 25. NSD vs. foυτ, Two IoυτFs Values











Figure 28. INL, Two Ioutes Values

# **TERMINOLOGY**

#### **Linearity Error (Integral Nonlinearity or INL)**

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

#### **Differential Nonlinearity (DNL)**

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

#### **Monotonicity**

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

#### **Offset Error**

Offset error is the deviation of the output current from the ideal of zero. For IOUTP, 0 mA output is expected when the inputs are all 0s. For IOUTN, 0 mA output is expected when all inputs are set to 1.

#### **Gain Error**

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1, minus the output when all inputs are set to 0. The ideal gain is calculated using the measured VREF. Therefore, the gain error does not include effects of the reference.

#### **Output Compliance Voltage**

Output compliance voltage is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

#### **Temperature Drift**

Temperature drift is specified as the maximum change from the ambient (25°C) value to the value at either  $T<sub>MIN</sub>$  or  $T<sub>MAX</sub>$ . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per °C. For reference drift, the drift is reported in ppm per °C.

#### **Power Supply Rejection**

Power supply rejection is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

#### **Settling Time**

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

#### **Glitch Impulse**

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in picovolt-seconds (pV-s).

#### **Spurious-Free Dynamic Range (SFDR)**

SFDR is the difference, in decibels (dB), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

#### **Noise Spectral Density (NSD)**

Noise spectral density is the average noise power normalized to a 1 Hz bandwidth, with the DAC converting and producing an output tone.

11220-029

# THEORY OF OPERATION



Figure 29. AD9102 Block Diagram

Figure 29 is a block diagram of the AD9102. The AD9102 has a single 14-bit current output DAC.

An on-chip band gap reference is included. Optionally, an offchip voltage reference may be used. The full-scale DAC output current, also known as gain, is governed by the current,  $I_{REF}$ .  $I_{REF}$ is the current that flows through the IREF resistor. The IREF set resistor can be on or off chip at the user's discretion. When the on-chip R<sub>SET</sub> resistor is in use, DAC gain accuracy can be improved by employing the built in automatic gain calibration capability. Automatic calibration can be used with the on-chip reference or an external REFIO voltage. A procedure for automatic gain calibration follows.

The power supply rails for the AD9102 are AVDD for analog circuits, CLKVDD/CLKLDO for clock input receivers, and DVDD/DLDO1/DLDO2 for digital I/O and for the on-chip digital datapath. AVDD, DVDD, and CLKVDD can range from 1.8 V to 3.3 V nominal. DLDO1, DLDO2, and CLDO run at 1.8 V. If DVDD = 1.8 V, connect DLDO1 and DLDO2 to DVDD, with the on-chip LDOs disabled. All three supplies are provided externally in this case. If CLKVDD = 1.8 V, connect CLKVDD to CLDO with the on-chip LDOs enabled.

Digital signals input to the 14-bit DAC are generated by on-chip digital waveform generation resources. The 14-bit samples are input to the DAC at the CLKP/CLKN sample rate from the digital datapath. The datapath includes gain and offset corrections and a digital waveform source selection multiplexer. Waveform sources are SRAM, direct digital synthesizer (DDS), DDS output amplitude modulated by SRAM data, sawtooth generator, dc constant, and pseudorandom sequence generator. The waveforms output by the source selection multiplexer have programmable pattern characteristics. The waveforms can be set up to be continuous, continuous pulsed (fixed pattern period and start delay within each pattern period), or finite pulsed (a set number of pattern periods are output, then the pattern stops).

Pulsed waveforms (finite or continuous) have a programmed pattern period and start delay. The waveform is present in each pulse period following the programmed pattern period start and the start delay.

A SPI port enables loading of data into SRAM and programming of all the control registers inside the device.

#### **SPI PORT**

The AD9102 provides a flexible, synchronous serial communications (SPI) port that allows easy interfacing to ASICs, FPGAs, and industry-standard microcontrollers. The interface allows read/write access to all registers that configure the AD9102 and to the on-chip SRAM. Its data rate can be up to the SCLK clock speed listed in Table 3 and Table 4.

The SPI interface operates as a standard synchronous serial communication port. CS is a low true chip select. When CS goes true, SPI address and data transfer begin. The first bit coming from the SPI master on SDIO is a read write indicator (high for read, low for write). The next 15 bits are the initial register address. The SPI port automatically increments the register address if  $\overline{\text{CS}}$  stays low beyond the first data-word allowing writes to or reads from a set of contiguous addresses.

**Table 12. Command Word** 



When the first bit of this command byte is a logic low  $(R/\overline{W})$  bit = 0), the SPI command is a write operation. In this case, SDIO remains an input; see Figure 30.



Figure 30. Serial Register Interface Timing, MSB First Write, 3-Wire SPI

When the first bit of this command byte is a logic high (R/W bit = 1), the SPI command is a read operation. In this case, data is driven out of the SPI port as shown in Figure 31 and Figure 33. The SPI communication finishes after the CS pin goes high.



#### **Writing to On-Chip SRAM**

The AD9102 includes an internal 4096  $\times$  12 SRAM. The SRAM address space is 0x6000 to 0x6FFF of the AD9102 SPI address map.

#### **Double SPI for Write for SRAM**

The time to write data to the entire SRAM can be halved using the SPI access mode shown in Figure 32. The SDO/SDI2/ DOUT line becomes a second serial data input line, doubling the achievable update rate of the on-chip SRAM. SDO/SDI2/ DOUT is write only in this mode. The entire SRAM can be written in  $(2 + 2 \times 4096) \times 8/(2 \times f_{SLCK})$  seconds.



#### **Configuration Register Update Procedure**

Most SPI accessible registers are double buffered. An active register set controls operation of the AD9102 during pattern generation. A set of shadow registers stores updated register values. Register updates can be written at any time. When configuration update is complete, the user writes a 1 to the UPDATE bit in the RAMUPDATE register. The UPDATE bit arms the register set for transfer from shadow registers to active registers. The AD9102 performs this transfer automatically the next time the pattern generator is off. This procedure does not apply to the  $4k \times 14$  SRAM. For the SRAM update procedure, see the SRAM section.



Figure 33. Serial Register Interface Timing, MSB First Read, 4-Wire SPI

#### **DAC TRANSFER FUNCTION**

The AD9102 DAC provides a differential current output, IOUTP/IOUTN.

The DAC output current equations are as follows:

$$
IOUTP = I_{\text{OUTFS}} \times DAC \text{ } INPUT \text{ } CODE/2^{14} \tag{1}
$$

 $IOUTN = I<sub>OUTFS</sub> × ((2<sup>14</sup> – 1) – DAC INPUT CODE)/2<sup>14</sup> (2)$ 

where DAC INPUT CODE = 0 to  $2^{14}$  – 1. Full-scale current or DAC Gain I<sub>OUTFS</sub> is 32 times IREF.

$$
I_{\text{OUTFS}} = 32 \times I_{\text{REF}} \tag{3}
$$

where  $I_{\text{RFE}} = V_{\text{RFEIO}}/R_{\text{SET}}$ .

IREF is the current that flows through the IREF resistor. The IREF resistor may be on or off chip at the users' discretion. When an on-chip RSET resistor is in use, DAC gain accuracy can be improved by employing the built-in automatic gain calibration capability.

#### **ANALOG CURRENT OUTPUTS**

Optimum linearity and noise performance of DAC outputs can be achieved when they are connected differentially to an amplifier or a transformer. In these configurations, common-mode signals at the DAC outputs are rejected.

The output compliance voltage specifications listed in Table 1 and Table 2 must be adhered to for the performance specifications in those tables to be met.

#### **SETTING I<sub>OUTFS</sub>, DAC GAIN**

As expressed in Equation 3, DAC gain (I<sub>OUTFS</sub>) is a function of the reference voltage at the REFIO terminal and RSET.

#### **Voltage Reference**

The AD9102 contains an internal 1.0 V nominal band gap reference. The internal reference can be used, or replaced by a more accurate off-chip reference. An external reference can provide tighter reference voltage tolerances and/or lower temperature drift than the on-chip band gap.

By default, the on-chip reference is powered up and ready to be used. When using the on-chip reference, the REFIO terminal needs to be decoupled to AGND using a 0.1 μF capacitor as shown in Figure 34.



Figure 34. On-Chip Reference with External R<sub>SET</sub> Resistor

Table 13 summarizes reference connections and programming.





When using an external reference, it is recommended to apply the external reference to the REFIO pin.

#### **Programming Internal VREFIO**

The internal REFIO voltage level is programmable.

When the internal voltage reference is in use, the BGDR field in the lower six bits in Register 0x03 adjusts the  $V_{REFO}$  level. This adds or subtracts up to 20% from the nominal band gap voltage on REFIO. The voltage across the FSADJ resistor tracks this change. As a result, IREF varies by the same amount. Figure 35 shows V<sub>REFIO</sub> vs. BGDR code for an on-chip reference with a default voltage ( $BGDR = 0x00$ ) of 1.04 V.



#### **RSET Resistors**

RSET in the where statement for Equation 3 can be an internal resistor or a board level resistor of the user's choosing connected to the FSADJ terminal.

To make use of the on-chip R<sub>SET</sub> resistor, set Bit 15 of the FSADJ register to Logic 1. Bits[4:0] of the FSADJ register are used to program values for the on-chip R<sub>SET</sub> manually.

#### **AUTOMATIC IOUTFS CALIBRATION**

Many applications require tight DAC gain control. The AD9102 provides an automatic I<sub>OUTFS</sub> calibration procedure used with an on-chip R<sub>SET</sub> resistor only. The voltage reference, VREFIO, can be the on-chip reference or an off-chip reference. The automatic calibration procedure does a fine adjustment of the internal RSET value and the current, IREF.

When using automatic calibration, the following board level connections are required:

- 1. Connect the FSADJ pin and the CAL\_SENSE pin together.
- 2. Install a resistor between the CAL\_SENSE pin and AGND. To calculate the value of this resistor, use the following equation:

 $R_{CAL\_SENSE} = 32 \times V_{REFIO}/I_{OUTFS}$ 

where I<sub>OUTFS</sub> is the target full-scale current.

Automatic calibration uses an internal clock. This calibration clock is equal to the DAC clock divided by the division factor chosen by the CAL\_CLK\_DIV bits of Register 0x0D. Each calibration cycle is between 4 and 512 DAC clock cycles, depending on the value of CAL\_CLK\_DIV[2:0]. The frequency of the calibration clock should be less than 500 kHz.

To perform an automatic calibration, the following steps must be followed:

- 1. Set the calibration ranges in Register 0x008[7:0] and Register 0x0D[5:4] to their minimum values to allow best calibration.
- 2. Enable the calibration clock bit, CAL\_CLK\_EN, in Register  $0x0D$
- 3. Set the divider ratio for the calibration clock by setting the CAL\_CLK\_DIV[2:0] bits in Register 0x0D. The default is 512.
- 4. Set the CAL\_MODE\_EN bit in Register 0x0D to Logic 1.
- 5. Set the START\_CAL bit in Register 0x0E to Logic 1. This begins the calibration of the comparator,  $R<sub>SET</sub>$ , and gain.
- 6. The CAL\_MODE flag in Register 0x0D goes to Logic 1 while the part is calibrating. The CAL\_FIN flag in Register 0x0E goes to Logic 1 when the calibration is complete.
- 7. Set the START\_CAL bit in Register 0x0E to Logic 0.
- 8. After calibration, verify that the overflow and underflow flags in Register 0x0D are not set (Bits[14:8]). If they are set, change the corresponding calibration range to the next larger range and start from Step 5 again.
- 9. If no flag is set, read the DAC\_RSET\_CAL and DAC\_GAIN\_CAL values in the DACRSET and DACAGAIN registers respectively and write them into their corresponding DAC\_RSET and DAC\_GAIN register fields.
- 10. Reset the CAL\_MODE\_EN bit and the calibration clock bit, CAL\_CLK\_EN, in Register 0x0D to Logic 0 to disable the calibration clock.
- 11. Set the CAL\_MODE\_EN bit in Register 0x0D to Logic 0. This points the R<sub>SET</sub> and gain control muxes toward the regular registers.
- 12. Disable the calibration clock bit CAL\_CLK\_EN in Register 0x0D.

To reset the calibration, pulse the CAL\_RESET bit in Register 0x0D to Logic 1 and Logic 0, pulse the RESET pin, or pulse the RESET bit in the SPICONFIG register.

### **CLOCK INPUT**

For optimum DAC performance, the AD9102 clock input signal pair (CLKP/CLKN) should be a very low jitter, fast rise time differential signal. The clock receiver generates its own commonmode voltage, requiring these two inputs to be ac-coupled.

Figure 36 shows the recommended interface to a number of Analog Devices LVDS clock drivers that work well with the AD9102. A 100 Ω termination resistor and two 0.1 μF coupling capacitors are used. Figure 38 is an interface to an Analog Devices differential PECL driver. Figure 39 shows a single-ended to differential converter using a balun driving CLKP/CLKN.



Figure 36. Differential LVDS Clock Input

In applications where the analog output signals are at low frequencies, the AD9102 clock input can be driven with a single-ended CMOS signal. Figure 37 shows such an interface. CLKP is driven directly from a CMOS gate, and the CLKN pin is bypassed to ground with a 0.1 μF capacitor in parallel with a 39 kΩ resistor. The optional resistor is a series termination.









Figure 39. Transformer Coupled Clock

### **DAC OUTPUT CLOCK EDGE**

The DAC can be configured to output samples on the rising or falling edge of the CLKP/CLKN clock input by configuring the DAC\_INV\_CLK bit in the CLOCKCONFIG register (Register 0x02). This functionality sets the DAC output timing resolution at  $1/(2 \times f_{CLKP/CLKN})$ .

#### **GENERATING SIGNAL PATTERNS**

The AD9102 can generate three types of signal patterns under control of its programmable pattern generator.

- Continuous waveforms
- Periodic pulse train waveforms that repeat indefinitely
- Periodic pulse train waveforms that repeat a finite number of times

#### **RUN Bit**

Setting the RUN bit in the PAT\_STATUS register (Register 0x1E) to 1 arms the AD9102 for pattern generation. Clearing this bit shuts down the pattern generator as shown in Figure 43.

#### **TRIGGER Pin**

A falling edge on the TRIGGER pin starts the generation of a pattern. If the RUN bit is set to 1, the falling edge of the TRIGGER pin starts the pattern generation. As shown in Figure 41, the pattern generator state goes to pattern on a number of CLKP/CLKN clock cycles following the falling edge of the TRIGGER pin. This delay is programmed in the PATTERN\_DELAY bit field.

The rising edge on the TRIGGER pin is a request for termination of pattern generation; see Figure 42.

#### **PATTERN Bit (Read Only)**

When the read only PATTERN bit in the PAT\_STATUS register is set to 1, it indicates that the pattern generator is in the pattern on state. A 0 indicates that the pattern generator is in the pattern off state.

#### **Pattern Types**

- Continuous waveforms are output by the DAC for the duration of the pattern on state of the pattern generator. Continuous waveforms ignore pattern periods.
- Periodic pulse trains that repeat indefinitely are waveforms that are output once during each pattern period. Pattern periods occur one after the other as long as the pattern generator is in the pattern on state.

Periodic pulse trains that repeat a finite number of times are the same as those that repeat indefinitely, except that the waveforms are output during a finite number of consecutive pattern periods.



#### **PATTERN GENERATOR PROGRAMMING**

Figure 40 shows periodic pulse train waveforms as seen at the output to each of the DACs. The waveform is generated in each pattern period. The start delay (START\_DLY) is the delay between the start of each pattern period and the start of the waveform. The DAC waveform is a digital signal stored in SRAM and multiplied by the DAC digital gain factor. The SRAM data is read using the DAC address counter.

#### **Setting Pattern Period**

Two register bit fields are used to set the pattern period. The PAT\_PERIOD\_BASE field in the PAT\_TIMEBASE register sets the number of CLKP/CLKN clocks per PATTERN\_PERIOD LSB. The PATTERN\_PERIOD is programmed in the PAT\_PERIOD register. The longest pattern period available is  $65,535 \times 16$ /f<sub>CLKP/N</sub>.

#### **Setting Waveform Start Delay Base**

The waveform start delay base is programmed in the START\_DELAY\_BASE bits of the PAT\_TIMEBASE register (Register 0x28[3:0]). The START\_DELAY register (Register 0x5C) is described in the DAC Input Datapaths section. The start delay base determines how many CLKP/CLKN clock cycles there are per START\_DELAY LSB.



Figure 41. TRIGGER Pin Initiated Pattern Start with Pattern Delay





#### **DAC INPUT DATAPATHS**

Timing in the DAC datapaths is governed by the pattern generator. The datapath includes a waveform selector, a waveform repeat controller, RAM output and DDS output multiplier (RAM output can amplitude modulate DDS output), DDS cycle counter, DAC digital gain multiplier, and a DAC digital offset summer.

#### **DAC Digital Gain Multiplier**

On its way into the DAC, the samples are multiplied by a 12-bit gain factor that has a range of  $\pm 2.0$ . These gain values are programmed in the DAC\_DGAIN register (Register 0x35).

#### **DAC Digital Offset Summer**

DAC input samples are summed with a 12-bit dc offset value. The dc offset values are programmed in the DACDOF register (Register 0x25).

#### **DAC Waveform Selectors**

Waveform selector inputs are:

- Sawtooth generator output
- Pseudorandom sequence generator output
- DC constant generator output
- Pulsed, phase shifted DDS sine wave output
- RAM output
- Pulsed, phase shifted DDS sine wave output amplitude, modulated by RAM output

Waveform selection for the DAC is made by programming the WAV\_CONFIG register (Register 0x27).

#### **Pattern Period Repeat Controller**

The PATTERN\_RPT bit in the PAT\_TYPE register (Register 0x1F[0]) controls whether the pattern output auto repeats (periodic pulse train repeats indefinitely) or repeats a number of consecutive times defined by the DAC\_REPEAT\_CYCLE bits in Register 0x2B. The latter are periodic pulse trains that repeat a finite number of times.

#### **Number of DDS Cycles**

The DAC input datapath establishes the pulse width of the sine wave output from the DDS in a number of sine wave cycles. The cycle counts are programmed in the DDS\_CYC register.

#### **DDS Phase Shift**

The DAC input datapath shifts the phase of the output of the single common DDS. The phase shift is programmed using the DDS\_PHASE field.

#### **DOUT FUNCTION**

In applications where the AD9102 DAC drives a high voltage amplifier, such as in ultrasound transducer array element driver signal chains, it can be useful to turn on and off each amplifier at precise times relative to the waveform generated by the AD9102 DAC. The SDO/SDI2/DOUT terminal can be configured to provide this function.

The SPI interface needs to be configured in 3-wire mode (Figure 30 and Figure 31). This is accomplished by setting the SPI3WIRE or SPI3WIREM bits in the SPICONFIG register (Register 0x00). When the SPI\_DRV or SPI\_DRVM bits of the SPICONFIG register are set to Logic 1, the SDO/SDI2/DOUT terminal provides the DOUT function.

#### **Manually Controlled DOUT**

If the DOUT\_MODE bit  $= 0$  in the DOUT\_CONFIG register (Register 0x2D), DOUT can be turned on or off using the DOUT\_VAL bit of that same register.

#### **Pattern Generator Controlled DOUT**

Figure 44 depicts the rising edge of a pattern generator controlled DOUT pulse. Figure 45 shows the falling edge. A pattern generator controlled DOUT is set up by setting the DOUT\_MODE bit =  $1$ . Next, the start delay is programmed in the DOUT\_START register (Register 0x2C) and the stop delay is programmed into the DOUT\_STOP bit of the DOUT\_CONFIG register.

DOUT goes high when DOUT\_START[15:0] CLKP/CLKN cycles after the falling edge of the signal input to the TRIGGER pin. DOUT stays high as long as a pattern is being generated. DOUT goes low when DOUT\_STOP[3:0] CLKP/CLKN cycles after the clock edge that causes pattern generation to stop.

# Data Sheet **AD9102**



#### **DIRECT DIGITAL SYNTHESIZER (DDS)**

The DDS generates sinusoid at a frequency determined by its tuning word input. The tuning word is 24 bits wide. The resolution of DDS tuning is f<sub>CLKP/N</sub>/2<sup>24</sup>. The DDS output frequency is  $\rm{DDS\_TW} \times f_{\rm{CLKP/N}}/2^{24}$ .

The DDS tuning word is programmed using one of two methods. For a fixed frequency, the DDSTW\_MSB and DDSTW\_LSB bit fields are programmed with a constant. When the frequency of the DDS needs to change within each pattern period, a sequence of values stored in SRAM is combined with a selection of DDSTW\_MSB bits to form the tuning word.

#### **SRAM**

The  $AD9102$  4k  $\times$  14 SRAM can contain signal samples, amplitude modulation patterns, lists of DDS tuning words, or lists of DDS output phase offset words. Any SRAM data address can be written to and read from the SPI port as long as the SRAM is not actively engaged in pattern generation (RUN bit = 0). To write to any SRAM address, set up the PAT\_STATUS register (Register 0x1E) as follows:

- BUF  $READ = 0$
- $MEM\_ACCESS = 1$
- $RUN = 0$

To read data from any SRAM address, set up the PAT\_STATUS as follows:

- $BUF$ <sub>READ</sub> = 1
- $MEM\_ACCESS = 1$
- $RUN = 0$

The AD9102 allows SPI read/write access to the SRAM while the SRAM is actively engaged in pattern generation  $(RUN = 1)$ with some restrictions.

The SPI port address space for SRAM is Location 0x6000 through Location 0x6FFF.

SRAM can be accessed using any of the SPI operating modes shown in Figure 30 through Figure 32. Using the SPI modes of operation shown in Figure 31 and Figure 33, the entire SRAM can be written in  $(2 + 2 \times 4096) \times 8/f_{\text{SLCK}}$  seconds.

When the PAT  $STATUS$  register RUN bit  $=1$  (pattern generation enabled) data is read using the SRAM address counter. The address counter has a START\_ADDR (start address) and STOP\_ADDR (stop address). During each pattern period, data is read from SRAM after the START\_DELAY period and while each address counter is incrementing.

While the PAT\_STATUS register RUN bit  $= 1$  (pattern generation enabled), data can be written to or read from SRAM via the SPI port outside the address range defined by START\_ADDR and STOP\_ADDR.

#### **Incrementing Pattern Generation Mode SRAM Address Counters**

The SRAM address counter can be programmed to be incremented by CLKP/CLKN (default) or by the rising edge of the DDS MSB. The DDS\_MSB\_EN bit in the DDS\_CONFIG register makes this selection. For example, DDS MSB can be used to clock the address counter when generating a chirp waveform from the DDS using a list of tuning words in SRAM. Each frequency setting dwells for one DDS output sine wave cycle.

#### **SAWTOOTH GENERATOR**

When sawtooth is selected in the PRESTORE\_SEL bits in the WAV\_CONFIG register, the sawtooth generator is connected to the DAC digital datapath.

Sawtooth types, shown in Figure 46, are selected using the SAW\_TYPE bits in the SAW\_CONFIG register. The number of samples per sawtooth waveform step is programmed in the SAW\_STEP bits.



#### **PSEUDORANDOM SIGNAL GENERATOR**

The pseudorandom noise generator generates a noise signal on each DAC output when a pseudorandom sequence is selected in the PRESTORE\_SEL fields in the WAV\_CONFIG register. Pseudorandom noise signals are generated as continuous waveforms only.

#### **DC CONSTANT**

A programmable dc current between 0.0 and IouTFS can be generated on the DAC when a constant value is selected in the PRESTORE\_SEL bits of the WAV\_CONFIG register. DC constant current is generated as a continuous waveform only.

The dc current level is programmed by writing to the DAC\_CONST field in the appropriate DAC\_CST register.

#### **POWER SUPPLY NOTES**

The AD9102 supply rails are specified in Table 9. The AD9102 includes three on-chip linear regulators. The supply rails driven by these regulators are run at 1.8 V. Some usage rules for these regulators include:

• When CLKVDD is 2.5 V or higher, the 1.8 V on-chip CLDO regulator may be used. If  $CLKVDD = 1.8$  V, the CLDO regulator must be disabled by setting the PDN\_LDO\_CLK bit in the POWERCONFIG register. CLKVDD and CLDO are connected together.

When DVDD is 2.5 V or higher, the 1.8 V on-chip DLDO1 and DLDO2 regulators may be used. If DVVD is 1.8 V, the DLDO1 and DLDO2 regulators must be disabled by setting the PDN\_LDO\_DIG1 and PDN\_LDO\_DIG2 bits in the POWERCONFIG register. DVDD, DLDO1, and DLDO2 are connected together.

#### **POWER DOWN CAPABILITIES**

The POWERCONFIG register lets the user place the AD9102 in a reduced power dissipation configuration while the CLKP/CLKN input is running and the power supplies are on. The DAC can be put to sleep by setting the DAC\_SLEEP bit in the POWERCONFIG register. Clocking of the waveform generator and the DACs can be turned on and off by setting the CLK\_PDN bit in the CLOCKCONFIG register. Taking these actions places the AD9102 in the power down mode, specified in Table 8.