



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FEATURES

- DAC update rate up to 12 GSPS (minimum)**
- Direct RF synthesis at 6 GSPS (minimum)**
 - DC to 2.5 GHz in baseband 1× bypass mode
 - DC to 6 GHz in 2× nonreturn-to-zero (NRZ) mode
 - 1.5 GHz to 7.5 GHz in Mix-Mode
- Bypassable interpolation (1× or bypass mode)**
 - 2×, 3×, 4×, 6×, 8×, 12×, 16×, 24×
- Excellent dynamic performance**

APPLICATIONS

- Broadband communications systems**
 - DOCSIS 3.1 cable modem termination system (CMTS)/video on demand (VOD)/edge quadrature amplitude modulation (EQAM)
- Wireless communications infrastructure**
 - W-CDMA, LTE, LTE-A, point to point
- Instrumentation, automatic test equipment (ATE)**
- Radars and jammers**

GENERAL DESCRIPTION

The AD9161/AD9162¹ are high performance, 11-bit/16-bit digital-to-analog converters (DACs) that supports data rates to 6 GSPS. The DAC core is based on a quad-switch architecture coupled with a 2× interpolator filter that enables an effective DAC update rate of up to 12 GSPS in some modes. The high dynamic range and bandwidth makes these DACs ideally suited for the most demanding high speed radio frequency (RF) DAC applications.

In baseband mode, wide bandwidth capability combines with high dynamic range to support DOCSIS 3.1 cable infrastructure compliance from the minimum of two carriers to full maximum spectrum of 1.794 GHz. A 2× interpolator filter (FIR85) enables the AD9161/AD9162 to be configured for lower data rates and converter clocking to reduce the overall system power and ease the filtering requirements. In Mix-Mode™ operation, the AD9161/AD9162 can reconstruct RF carriers in the second and third Nyquist zones up to 7.5 GHz while still maintaining exceptional dynamic range. The output current can be programmed from 8 mA to 38.76 mA. The AD9161/AD9162 data interface consists of up to eight JESD204B serializer/deserializer (SERDES) lanes that are programmable in terms of lane speed and number of lanes to enable application flexibility.

A serial peripheral interface (SPI) can configure the AD9161/AD9162 and monitor the status of all registers. The AD9161/AD9162 are offered in an 165-ball, 8.0 mm × 8.0 mm, 0.5 mm pitch, CSP_BGA package and in an 169-ball, 11 mm × 11 mm, 0.8 mm pitch, CSP_BGA package, including a leaded ball option for the AD9162.

PRODUCT HIGHLIGHTS

1. High dynamic range and signal reconstruction bandwidth supports RF signal synthesis of up to 7.5 GHz.
2. Up to eight lanes JESD204B SERDES interface flexible in terms of number of lanes and lane speed.
3. Bandwidth and dynamic range to meet DOCSIS 3.1 compliance with margin.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

¹ Protected by U.S. Patents 6,842,132 and 7,796,971.

TABLE OF CONTENTS

Features	1	JESD204B Overview	46
Applications.....	1	Physical Layer	47
General Description	1	Data Link Layer	50
Product Highlights	1	Transport Layer	58
Functional Block Diagram	1	JESD204B Test Modes	60
Revision History	3	JESD204B Error Monitoring.....	62
Specifications.....	4	Hardware Considerations	64
DC Specifications	4	Main Digital Datapath	65
DAC Input Clock Overclocking Specifications.....	5	Data Format	65
Power Supply DC Specifications	5	Interpolation Filters	65
Serial Port and CMOS Pin Specifications	8	Digital Modulation.....	68
JESD204B Serial Interface Speed Specifications	9	Inverse Sinc	70
SYSREF± to DAC Clock Timing Specifications.....	9	Downstream Protection	71
Digital Input Data Timing Specifications	10	Datapath PRBS	71
JESD204B Interface Electrical Specifications	10	Datapath PRBS IRQ.....	72
AC Specifications.....	11	Interrupt Request Operation	73
Absolute Maximum Ratings.....	13	Interrupt Service Routine.....	73
Reflow Profile.....	13	Applications Information	74
Thermal Management	13	Hardware Considerations	74
Thermal Resistance	13	Analog Interface Considerations.....	77
ESD Caution.....	13	Analog Modes of Operation	77
Pin Configurations and Function Descriptions	14	Clock Input.....	78
Typical Performance Characteristics	18	Shuffle Mode.....	79
AD9161	18	DLL.....	79
AD9162	28	Voltage Reference	79
Terminology	42	Temperature Sensor	80
Theory of Operation	43	Analog Outputs	80
Serial Port Operation	44	Start-Up Sequence	82
Data Format	44	Register Summary	84
Serial Port Pin Descriptions.....	44	Register Details	90
Serial Port Options.....	44	Outline Dimensions	140
JESD204B Serial Data Interface.....	46	Ordering Guide	141

REVISION HISTORY**4/2017—Rev. A to Rev. B**

Change to OUTPUT \pm to VNEG_NIP2 Parameter, Table 11.....	13
Changes to Figure 153	53
Changes to Link Delay Setup Examples, with Known Delays Section	55
Changes to Link Delay Setup Examples, without Known Delays Section	56
Changes to Table 31	61
Added Datapath PRBS Section.....	71
Added Datapath PRBS IRQ Section	72
Changes to Equivalent DAC Output and Transfer Function Section	80
Changes to Output Stage Configuration Section.....	81
Change to Register 0x230, Table 47	101

9/2016—Rev. 0 to Rev. A

Changes to Table 1	3
Change to AC Specifications Section	10
Added Reflow Profile Section, Thermal Management Section, and Figure 3, Renumbered Sequentially	12
Changes to Figure 80	30
Changes to Link Delay Setup Example, With Known Delays Section	54
Changes to Table 25	57
Moved Figure 188.....	77
Added Temperature Sensor Section	78
Changes to Table 46	87
Changes to Table 47	99
Changes to Ordering Guide.....	139

5/2016—Revision 0: Initial Version

SPECIFICATIONS

DC SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, DAC output full-scale current (I_{OUTFS}) = 40 mA, and T_A = -40°C to +85°C, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
RESOLUTION		11			Bit
AD9161					
DAC Update Rate					
Minimum				1.5	GSPS
Maximum	VDDx ¹ = 1.3 V ± 2% ²	6	6.4		GSPS
Maximum	VDDx ¹ = 1.3 V ± 2% ² , FIR85 ³ 2× interpolator enabled	12	12.8		GSPS
Adjusted ⁴	VDDx ¹ = 1.3 V ± 2% ² , minimum 2× interpolation	3	3.2		GSPS
AD9162		16			Bit
DAC Update Rate					
Minimum				1.5	GSPS
Maximum	VDDx ¹ = 1.3 V ± 2% ²	6	6.4		GSPS
Maximum	VDDx ¹ = 1.3 V ± 2% ² , FIR85 ³ 2× interpolator enabled	12	12.8		GSPS
Adjusted ⁴	VDDx ¹ = 1.3 V ± 2% ²	6	6.4		GSPS
ACCURACY					
Integral Nonlinearity (INL)			±2.7		LSB
Differential Nonlinearity (DNL)			±1.7		LSB
ANALOG OUTPUTS					
Gain Error (with Internal Reference)			-1.7		%
Full-Scale Output Current					
Minimum	R _{SET} = 9.76 kΩ	7.37	8	8.57	mA
Maximum	R _{SET} = 9.76 kΩ	35.8	38.76	41.3	mA
DAC CLOCK INPUT (CLK+, CLK-)					
Differential Input Power	R _{LOAD} = 90 Ω differential on-chip	-20	0	+10	dBm
Common-Mode Voltage	AC-coupled		0.6		V
Input Impedance ⁵	3 GSPS input clock		90		Ω
TEMPERATURE DRIFT					
Gain			105		ppm/°C
Reference Voltage			75		ppm/°C
TEMPERATURE SENSOR					
Accuracy	After one-point calibration (see the Temperature Sensor section)		±5		%
REFERENCE					
Internal Reference Voltage			1.19		V
ANALOG SUPPLY VOLTAGES					
VDD25_DAC		2.375	2.5	2.625	V
VDD12A ⁶		1.14	1.2	1.326	V
VDD12_CLK ⁶		1.14	1.2	1.326	V
VNEG_N1P2		-1.26	-1.2	-1.14	V
DIGITAL SUPPLY VOLTAGES					
DVDD	Includes VDD12_DCD/DLL	1.14	1.2	1.326	V
IOVDD ⁷		1.71	2.5	3.465	V
SERDES SUPPLY VOLTAGES					
VDD_1P2		1.14	1.2	1.326	V
VTT_1P2	Can connect to VDD_1P2	1.14	1.2	1.326	V

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DVDD_1P2		1.14	1.2	1.326	V
PLL_LDO_VDD12		1.14	1.2	1.326	V
PLL_CLK_VDD12	Can connect to PLL_LDO_VDD12	1.14	1.2	1.326	V
SYNC_VDD_3P3		3.135	3.3	3.465	V
BIAS_VDD_1P2	Can connect to VDD_1P2	1.14	1.2	1.326	V

¹ VDDx is VDD12_CLK, DVDD, VDD_1P2, DVDD_1P2, and PLL_LDO_VDD12. Any clock speed over 5.1 GSPS requires a maximum junction temperature of 105°C to avoid damage to the device. See Table 11 for details on maximum junction temperature permitted for certain clock speeds.

² See Table 2 for the complete details on the guaranteed speed performance.

³ FIR85 is the finite impulse response filter with 85 dB digital attenuation that implements 2× NRZ mode.

⁴ The adjusted DAC update rate is calculated as f_{DAC} divided by the minimum required interpolation factor. For the AD9162, the minimum interpolation factor is 1. Therefore, with $f_{DAC} = 6$ GSPS, f_{DAC} adjusted = 6 GSPS. For the AD9161, the minimum interpolation is 2×. Therefore, with $f_{DAC} = 6$ GSPS, f_{DAC} adjusted = 3 GSPS. When FIR85 is enabled, which puts the device into 2× NRZ mode, $f_{DAC} = 2 \times$ (DAC clock input frequency), and the minimum interpolation increases to 2× (interpolation value). Thus, for the AD9162, with FIR85 enabled and DAC clock = 6 GSPS, $f_{DAC} = 12$ GSPS, minimum interpolation = 2×, and the adjusted DAC update rate = 6 GSPS.

⁵ See the Clock Input section for more details.

⁶ For the lowest noise performance, use a separate power supply filter network for the VDD12_CLK and the VDD12A pins.

⁷ IOVDD can range from 1.8 V to 3.3 V, with ±5% tolerance.

DAC INPUT CLOCK OVERCLOCKING SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, $I_{OUTFS} = 40$ mA, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, unless otherwise noted.

Maximum guaranteed speed using the temperatures and voltages conditions as shown in Table 2, where VDDx is VDD12_CLK, DVDD, VDD_1P2, DVDD_1P2, and PLL_LDO_VDD12. Any DAC clock speed over 5.1 GSPS requires a maximum junction temperature of 105°C to avoid damage to the device. See Table 11 for details on maximum junction temperature permitted for certain clock speeds.

Table 2.

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
MAXIMUM DAC UPDATE RATE					
VDDx = 1.2 V ± 5%	$T_{JMAX} = 25^\circ\text{C}$	6.0			GSPS
	$T_{JMAX} = 85^\circ\text{C}$	5.6			GSPS
	$T_{JMAX} = 105^\circ\text{C}$	5.4			GSPS
VDDx = 1.2 V ± 2%	$T_{JMAX} = 25^\circ\text{C}$	6.1			GSPS
	$T_{JMAX} = 85^\circ\text{C}$	5.8			GSPS
	$T_{JMAX} = 105^\circ\text{C}$	5.6			GSPS
VDDx = 1.3 V ± 2%	$T_{JMAX} = 25^\circ\text{C}$	6.4			GSPS
	$T_{JMAX} = 85^\circ\text{C}$	6.2			GSPS
	$T_{JMAX} = 105^\circ\text{C}$	6.0			GSPS

¹ T_{JMAX} is the maximum junction temperature.

POWER SUPPLY DC SPECIFICATIONS

$I_{OUTFS} = 40$ mA, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, unless otherwise noted. FIR85 is the finite impulse response with 85 dB digital attenuation.

Table 3.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
8 LANES, 2× INTERPOLATION (80%), 3 GSPS	Numerically controlled oscillator (NCO) on, FIR85 on				
Analog Supply Currents					
VDD25_DAC = 2.5 V			93.8	100	mA
VDD12A = 1.2 V			3.7	150	μA
VDD12_CLK = 1.2 V			229	279	mA
VNEG_N1P2 = -1.2 V		-119	-112		mA
Digital Supply Currents					
DVDD = 1.2 V	Includes VDD12_DCD/DLL		621.3	971	mA
IOVDD ¹ = 2.5 V			2.5	2.7	mA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SERDES Supply Currents VDD_1P2 = 1.2 V DVDD_1P2 = 1.2 V PLL_LDO_VDD12 = 1.2 V SYNC_VDD_3P3 = 3.3 V	Includes VTT_1P2, BIAS_VDD_1P2 Connected to PLL_CLK_VDD12		425.5 62 84.4 9.3	550 86 106 11	mA mA mA mA
8 LANES, 6× INTERPOLATION (80%), 3 GSPS Analog Supply Currents VDD25_DAC = 2.5 V VDD12A = 1.2 V VDD12_CLK = 1.2 V VNEG_N1P2 = -1.2 V Digital Supply Currents DVDD = 1.2 V IOVDD ¹ = 2.5 V SERDES Supply Currents VDD_1P2 = 1.2 V DVDD_1P2 = 1.2 V PLL_LDO_VDD12 = 1.2 V SYNC_VDD_3P3 = 3.3 V	NCO on, FIR85 on Includes VDD12_DCD/DLL Includes VTT_1P2, BIAS_VDD_1P2 Connected to PLL_CLK_VDD12		93.8 3.7 228.7 -120.7 598.4 2.5 443.4 72.3 81.8 9.4		mA μA mA mA mA mA mA mA mA mA
NCO ONLY MODE, 5 GSPS Analog Supply Currents VDD25_DAC = 2.5 V VDD12A = 1.2 V VDD12_CLK = 1.2 V VNEG_N1P2 = -1.2 V Digital Supply Currents DVDD = 1.2 V IOVDD ¹ = 2.5 V SERDES Supply Currents VDD_1P2 = 1.2 V DVDD_1P2 = 1.2 V PLL_LDO_VDD12 = 1.2 V SYNC_VDD_3P3 = 3.3 V	 Includes VDD12_DCD/DLL Includes VTT_1P2, BIAS_VDD_1P2 Connected to PLL_CLK_VDD12	-119	93.7 10 340.6 -112 425.5 2.5 1.4 1.0 0.13 0.32	100 150 432 753 2.7 34 14.1 1.5 0.43	mA μA mA mA mA mA mA mA mA mA
8 LANES, 4× INTERPOLATION (80%), 5 GSPS Analog Supply Currents VDD25_DAC = 2.5 V VDD12A = 1.2 V VDD12_CLK = 1.2 V VNEG_N1P2 = -1.2 V Digital Supply Currents DVDD = 1.2 V (Includes VDD12_DCD/DLL) DVDD = 1.2 V IOVDD ¹ = 2.5 V SERDES Supply Currents VDD_1P2 = 1.2 V DVDD_1P2 = 1.2 V PLL_LDO_VDD12 = 1.2 V SYNC_VDD_3P3 = 3.3 V	NCO on, FIR85 off (unless otherwise noted) At 6 GSPS NCO on, FIR85 off NCO off, FIR85 on NCO on, FIR85 on NCO on, FIR85 on, at 6 GSPS Includes VTT_1P2, BIAS_VDD_1P2 Connected to PLL_CLK_VDD12	-127.4	102 80 340.5 408 665.4 706.5 894.6 1090 2.5 411.2 52.1 85.8 9.3	108 150 432.4 -120.2 1033 2.7 550 73 105 11	mA μA mA mA mA mA mA mA mA mA mA mA mA mA mA

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
8 LANES, 3× INTERPOLATION (80%), 4.5 GSPS Analog Supply Currents VDD25_DAC = 2.5 V VDD12A = 1.2 V VDD12_CLK = 1.2 V VNEG_N1P2 = -1.2 V	NCO on, FIR85 on		94 85 314.3 -112.1	175	mA μA mA mA
Digital Supply Currents DVDD = 1.2 V IOVDD ¹ = 2.5 V SERDES Supply Currents VDD_1P2 = 1.2 V DVDD_1P2 = 1.2 V PLL_LDO_VDD12 = 1.2 V SYNC_VDD_3P3 = 3.3 V	Includes VDD12_DCD/DLL IOVDD = 2.5 V Includes VTT_1P2, BIAS_VDD_1P2 Connected to PLL_CLK_VDD12		948.5 2.5 432.3 62.3 84.7 9.2		mA mA mA mA mA mA
POWER DISSIPATION 3 GSPS NRZ Mode, 2×, FIR85 Enabled, NCO On 2× NRZ Mode, 6×, FIR85 Enabled, NCO On 2× NRZ Mode, 4×, FIR85 Enabled, NCO On 2× NRZ Mode, 1×, FIR85 Enabled, NCO On NRZ Mode, 24×, FIR85 Disabled, NCO On 5 GSPS NCO Mode, FIR85 Disabled, NCO On NRZ Mode, 4×, FIR85 Disabled, NCO On 2× NRZ Mode, 4×, FIR85 Enabled, NCO Off 2× NRZ Mode, 4×, FIR85 Enabled, NCO On NRZ Mode, 8×, FIR85 Disabled, NCO On NRZ Mode, 16×, FIR85 Disabled, NCO On 2× NRZ Mode, 6×, FIR85 Enabled, NCO On NRZ Mode, 3×, FIR85 Disabled, NCO On (4.5 GSPS)	Using 80%, 2× filter, eight-lane JESD204B Using 80%, 3× filter, eight-lane JESD204B Using 80%, 2× filter, eight-lane JESD204B 1× bypass mode (AD9162 only), eight-lane JESD204B Using 80%, 2× filter, one-lane JESD204B Using 80%, 2× filter, eight-lane JESD204B Using 80%, 2× filter, eight-lane JESD204B Using 80%, 2× filter, eight-lane JESD204B Using 80%, 2× filter, eight-lane JESD204B Using 80%, 2× filter, eight-lane JESD204B Using 80%, 3× filter, eight-lane JESD204B Using 80%, 3× filter, six-lane JESD204B		2.1 2.1 2.1 1.94 1.3 1.3 2.3 2.35 2.58 2.18 2.09 2.65 2.62	1.83	W W W W W W W W W W W W

¹ IOVDD can range from 1.8 V to 3.3 V, with ±5% tolerance.

SERIAL PORT AND CMOS PIN SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, I_{OUTFS} = 40 mA, T_A = -40°C to +85°C, unless otherwise noted.

Table 4.

Parameter	Symbol	Test Comments/Conditions	Min	Typ	Max	Unit
WRITE OPERATION						
Maximum SCLK Clock Rate	f _{SCLK} , 1/t _{SCLK}	See Figure 142	100			MHz
SCLK Clock High	t _{PWH}	SCLK = 20 MHz	3.5			ns
SCLK Clock Low	t _{PWL}	SCLK = 20 MHz	4			ns
SDIO to SCLK Setup Time	t _{DS}		4	2		ns
SCLK to SDIO Hold Time	t _{DH}		1	0.5		ns
$\overline{\text{CS}}$ to SCLK Setup Time	t _S		9	1		ns
SCLK to $\overline{\text{CS}}$ Hold Time	t _H		9	0.5		ns
READ OPERATION						
SCLK Clock Rate	f _{SCLK} , 1/t _{SCLK}	See Figure 141 and Figure 142			20	MHz
SCLK Clock High	t _{PWH}		20			ns
SCLK Clock Low	t _{PWL}		20			ns
SDIO to SCLK Setup Time	t _{DS}		10			ns
SCLK to SDIO Hold Time	t _{DH}		5			ns
$\overline{\text{CS}}$ to SCLK Setup Time	t _S		10			ns
SCLK to SDIO (or SDO) Data Valid Time	t _{DV}				17	ns
$\overline{\text{CS}}$ to SDIO (or SDO) Output Valid to High-Z		Not shown in Figure 141 or Figure 142			45	ns
INPUTS (SDIO, SCLK, $\overline{\text{CS}}$, $\overline{\text{RESET}}$, TX_ENABLE)						
Voltage Input						
High	V _{IH}	1.8 V ≤ IOVDD ≤ 2.5 V	0.7 × IOVDD			V
Low	V _{IL}	1.8 V ≤ IOVDD ≤ 2.5 V			0.3 × IOVDD	V
Current Input						
High	I _{IH}				75	μA
Low	I _{IL}		-150			μA
OUTPUTS (SDIO, SDO)						
Voltage Output						
High	V _{OH}	1.8 V ≤ IOVDD ≤ 3.3 V	0.8 × IOVDD			V
Low	V _{OL}	1.8 V ≤ IOVDD ≤ 3.3 V			0.2 × IOVDD	V
Current Output						
High	I _{OH}			4		mA
Low	I _{OL}			4		mA

JESD204B SERIAL INTERFACE SPEED SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, I_{OUTFS} = 40 mA, T_A = -40°C to +85°C, unless otherwise noted.

Table 5.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SERIAL INTERFACE SPEED	Guaranteed operating range				
Half Rate		6		12.5	Gbps
Full Rate		3		6.25	Gbps
Oversampling		1.5		3.125	Gbps
2x Oversampling		0.750		1.5625	Gbps

SYSREF± TO DAC CLOCK TIMING SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, I_{OUTFS} = 40 mA, T_A = -40°C to +85°C, unless otherwise noted.

Table 6.

Parameter ¹	Test Conditions/Comments	Min	Typ	Max	Unit
8 mm × 8 mm BGA Package (AD9162BBCZ)	DC-coupled, common-mode voltage = 1.2 V				
SYSREF± DIFFERENTIAL SWING = 0.4 V					
Minimum Setup Time, t _{SYSS}			163	424	ps
Minimum Hold Time, t _{SYSH}			160	318	ps
SYSREF± DIFFERENTIAL SWING = 0.8 V					
Minimum Setup Time, t _{SYSS}			162	412	ps
Minimum Hold Time, t _{SYSH}			169	350	ps
SYSREF± DIFFERENTIAL SWING = 1.0 V					
Minimum Setup Time, t _{SYSS}			163	376	ps
Minimum Hold Time, t _{SYSH}			176	354	ps
11 mm × 11 mm BGA Package (AD9161BBCZ, AD9162BBCAZ, AD9162BBCA)					
SYSREF± DIFFERENTIAL SWING = 1.0 V					
Minimum Setup Time, t _{SYSS}	AC-coupled		65	117	ps
	DC-coupled, common-mode voltage = 0 V		45	77	ps
	DC-coupled, common-mode voltage = 1.25 V		68	129	ps
Minimum Hold Time, t _{SYSH}	AC-coupled		19	63	ps
	DC-coupled, common-mode voltage = 0 V		5	37	ps
	DC-coupled, common-mode voltage = 1.25 V		51	114	ps

¹ The SYSREF± pulse must be at least four DAC clock edges wide plus the setup and hold times in Table 6. For more information, see the Sync Processing Modes Overview section.




Figure 2. SYSREF± to DAC Clock Timing Diagram (Only SYSREF+ and CLK+ Shown)

DIGITAL INPUT DATA TIMING SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, I_{OUTFS} = 40 mA, T_A = -40°C to +85°C, unless otherwise noted.

Table 7.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
LATENCY ¹					
Interface			1		PCLK ² cycle
Interpolation			See Table 34		
Power-Up Time	From DAC output off to enabled		10		ns
DETERMINISTIC LATENCY					
Fixed				12	PCLK ² cycles
Variable				2	PCLK ² cycles
SYSREF _± to LOCAL MULTIFRAME CLOCKS (LMFC) DELAY			4		DAC clock cycles

¹ Total latency (or pipeline delay) through the device is calculated as follows:

$$\text{Total Latency} = \text{Interface Latency} + \text{Fixed Latency} + \text{Variable Latency} + \text{Pipeline Delay}$$

See Table 34 for examples of the pipeline delay per block.

² PCLK is the internal processing clock for the AD9161/AD9162 and equals the lane rate ÷ 40.

JESD204B INTERFACE ELECTRICAL SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, I_{OUTFS} = 40 mA, T_A = -40°C to +85°C, unless otherwise noted. V_{TT} is the termination voltage.

Table 8.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
JESD204B DATA INPUTS						
Input Leakage Current		T _A = 25°C				
Logic High		Input level = 1.2 V ± 0.25 V, V _{TT} = 1.2 V		10		μA
Logic Low		Input level = 0 V		-4		μA
Unit Interval	UI		80		1333	ps
Common-Mode Voltage	V _{RCM}	AC-coupled, V _{TT} = VDD_1P2 ¹	-0.05		+1.85	V
Differential Voltage	R _{VDIFF}		110		1050	mV
V _{TT} Source Impedance	Z _{TT}	At dc			30	Ω
Differential Impedance	Z _{RDIFF}	At dc	80	100	120	Ω
Differential Return Loss	RL _{RDIF}			8		dB
Common-Mode Return Loss	RL _{RCM}			6		dB
SYSREF _± INPUT						
Differential Impedance		165-ball CSP_BGA (AD9162 only)		110		Ω
		169-ball CSP_BGA		121		Ω
DIFFERENTIAL OUTPUTS (SYNCOUT _±) ²		Driving 100 Ω differential load				
Output Differential Voltage	V _{OD}		350	420	450	mV
Output Offset Voltage	V _{OS}		1.15	1.2	1.27	V

¹ As measured on the input side of the ac coupling capacitor.

² IEEE Standard 1596.3 LVDS compatible.

AC SPECIFICATIONS

VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 = DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, I_{OUTFS} = 40 mA, T_A = +25°C.

Table 9. AD9161 Specifications

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SPURIOUS-FREE DYNAMIC RANGE (SFDR) ¹	With Marki Microwave BAL-0006SMG ²				
Single Tone, f _{DAC} = 5000 MSPS					
f _{OUT} = 70 MHz			-82		dBc
f _{OUT} = 500 MHz			-75		dBc
f _{OUT} = 1000 MHz			-65		dBc
f _{OUT} = 2000 MHz			-70		dBc
f _{OUT} = 4000 MHz	FIR85 enabled		-55		dBc
Single Tone, f _{DAC} = 5000 MSPS	-6 dBFS, shuffle enabled				
f _{OUT} = 70 MHz			-75		dBc
f _{OUT} = 500 MHz			-75		dBc
f _{OUT} = 1000 MHz			-70		dBc
f _{OUT} = 2000 MHz			-75		dBc
f _{OUT} = 4000 MHz	FIR85 enabled		-50		dBc
Data Over Cable Service Interface Specification (DOCSIS)	f _{DAC} = 3076 MSPS				
f _{OUT} = 70 MHz	Single carrier		-70		dBc
f _{OUT} = 70 MHz	Four carriers		-68		dBc
f _{OUT} = 70 MHz	Eight carriers		-65		dBc
f _{OUT} = 950 MHz	Single carriers		-70		dBc
f _{OUT} = 950 MHz	Four carriers		-68		dBc
f _{OUT} = 950 MHz	Eight carriers		-64		dBc
ADJACENT CHANNEL POWER	f _{DAC} = 5000 MSPS				
f _{OUT} = 877 MHz	One carrier, first adjacent channel		-76		dBc
f _{OUT} = 877 MHz	Two carriers, first adjacent channel		-75		dBc
INTERMODULATION DISTORTION	f _{DAC} = 5000 MSPS, two-tone test				
f _{OUT} = 900 MHz	0 dBFS		-75		dBc
f _{OUT} = 900 MHz	-6 dBFS, shuffle enabled		-80		dBc
f _{OUT} = 1800 MHz	0 dBFS		-71		dBc
f _{OUT} = 1800 MHz	-6 dBFS, shuffle enabled		-75		dBc
NOISE SPECTRAL DENSITY (NSD)					
Single Tone, f _{DAC} = 5000 MSPS					
f _{OUT} = 550 MHz			-157		dBm/Hz
f _{OUT} = 960 MHz			-155		dBm/Hz
f _{OUT} = 1990 MHz			-155		dBm/Hz

¹ See the Clock Input section for more details on optimizing SFDR and reducing the image of the fundamental with clock input tuning.

² The Marki Microwave BAL-0006SMG is used on the [AD9162-FMC-EBZ](#) evaluation board.

Table 10. AD9162 Specifications

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SPURIOUS-FREE DYNAMIC RANGE (SFDR) ¹	With Marki Microwave BAL-0006SMG ²				
Single Tone, $f_{DAC} = 5000$ MSPS					
$f_{OUT} = 70$ MHz			-82		dBc
$f_{OUT} = 500$ MHz			-75		dBc
$f_{OUT} = 1000$ MHz			-65		dBc
$f_{OUT} = 2000$ MHz			-70		dBc
$f_{OUT} = 4000$ MHz	FIR85 enabled		-60		dBc
Single Tone, $f_{DAC} = 5000$ MSPS	-6 dBFS, shuffle enabled				
$f_{OUT} = 70$ MHz			-75		dBc
$f_{OUT} = 500$ MHz			-75		dBc
$f_{OUT} = 1000$ MHz			-70		dBc
$f_{OUT} = 2000$ MHz			-75		dBc
$f_{OUT} = 4000$ MHz	FIR85 enabled		-65		dBc
DOCSIS	$f_{DAC} = 3076$ MSPS				
$f_{OUT} = 70$ MHz	Single carrier		-70		dBc
$f_{OUT} = 70$ MHz	Four carriers		-70		dBc
$f_{OUT} = 70$ MHz	Eight carriers		-67		dBc
$f_{OUT} = 950$ MHz	Single carriers		-70		dBc
$f_{OUT} = 950$ MHz	Four carriers		-68		dBc
$f_{OUT} = 950$ MHz	Eight carriers		-64		dBc
Wireless Infrastructure	$f_{DAC} = 5000$ MSPS				
$f_{OUT} = 960$ MHz	Two-carrier GSM signal at -9 dBFS; across 925 MHz to 960 MHz band		-85		dBc
$f_{OUT} = 1990$ MHz	Two-carrier GSM signal at -9 dBFS; across 1930 MHz to 1990 MHz band		-81		dBc
ADJACENT CHANNEL POWER	$f_{DAC} = 5000$ MSPS				
$f_{OUT} = 877$ MHz	One carrier, first adjacent channel		-79		dBc
$f_{OUT} = 877$ MHz	Two carriers, first adjacent channel		-76		dBc
$f_{OUT} = 1887$ MHz	One carriers, first adjacent channel		-74		dBc
$f_{OUT} = 1980$ MHz	Four carriers, first adjacent channel		-70		dBc
INTERMODULATION DISTORTION	$f_{DAC} = 5000$ MSPS, two-tone test				
$f_{OUT} = 900$ MHz	0 dBFS		-80		dBc
$f_{OUT} = 900$ MHz	-6 dBFS, shuffle enabled		-80		dBc
$f_{OUT} = 1800$ MHz	0 dBFS		-68		dBc
$f_{OUT} = 1800$ MHz	-6 dBFS, shuffle enabled		-78		dBc
NOISE SPECTRAL DENSITY (NSD)					
Single Tone, $f_{DAC} = 5000$ MSPS					
$f_{OUT} = 550$ MHz			-168		dBm/Hz
$f_{OUT} = 960$ MHz			-167		dBm/Hz
$f_{OUT} = 1990$ MHz			-164		dBm/Hz
SINGLE SIDEBAND (SSB) PHASE NOISE AT OFFSET	$f_{OUT} = 3800$ MHz, $f_{DAC} = 4000$ MSPS				
1 kHz			-119		dBc/Hz
10 kHz			-125		dBc/Hz
100 kHz			-135		dBc/Hz
1 MHz			-144		dBc/Hz
10 MHz			-156		dBc/Hz

¹ See the Clock Input section for more details on optimizing SFDR and reducing the image of the fundamental with clock input tuning.² The Marki Microwave BAL-0006SMG is used on the AD9162-FMC-EBZ evaluation board.

ABSOLUTE MAXIMUM RATINGS

Table 11.

Parameter	Rating
ISET, VREF to VBG_NEG	-0.3 V to VDD25_DAC + 0.3 V
SERDINx±, VTT_1P2, SYNCOUT±	-0.3 V to SYNC_VDD_3P3 + 0.3 V
OUTPUT± to VNEG_N1P2	-0.3 V to VDD25_DAC + 0.2 V
SYSREF±	GND - 0.5 V to +2.5 V
CLK± to Ground	-0.3 V to VDD12_CLK + 0.3 V
RESET, IRQ, CS, SCLK, SDIO, SDO to Ground	-0.3 V to IOVDD + 0.3 V
Junction Temperature ¹	
f _{DAC} = 6 GSPS	105°C
f _{DAC} ≤ 5.1 GSPS	110°C
Ambient Operating Temperature Range (T _A)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C

¹ Some operating modes of the device may cause the device to approach or exceed the maximum junction temperature during operation at supported ambient temperatures. Removal of heat from the device may require additional measures such as active airflow, heat sinks, or other measures.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

REFLOW PROFILE

The AD9163 reflow profile is in accordance with the JEDEC JESD204B criteria for Pb-free devices. The maximum reflow temperature is 260°C.

THERMAL MANAGEMENT

The AD9163 is a high power device that can dissipate nearly 3 W depending on the user application and configuration. Because of the power dissipation, the AD9163 uses an exposed die package to give the customer the most effective method of controlling the die temperature. The exposed die allows cooling of the die directly.

Figure 3 shows the profile view of the device mounted to a user printed circuit board (PCB) and a heat sink (typically the aluminum case) to keep the junction (exposed die) below the maximum junction temperature in Table 11.




Figure 3. Typical Thermal Management Solution

THERMAL RESISTANCE

Typical θ_{JA} and θ_{JC} values are specified for a 4-layer JEDEC 2S2P high effective thermal conductivity test board for balled surface-mount packages. θ_{JA} is obtained in still air conditions (JESD51-2). Airflow increases heat dissipation, effectively reducing θ_{JA} . θ_{JC} is obtained with the test case temperature monitored at the bottom of the package.

Ψ_{JT} is thermal characteristic parameters obtained with θ_{JA} in still air test conditions but are not applicable to the CSP_BGA package.

Estimate the junction temperature (T_J) using the following equations:

$$T_J = T_T + (\Psi_{JT} \times P_{DISS})$$

where:

T_T is the temperature measured at the top of the package.

P_{DISS} is the total device power dissipation.

Table 12. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
165-Ball CSP_BGA	15.4	0.04	°C/W
169-Ball CSP_BGA	14.6	0.02	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. 165-Ball CSP_BGA Pin Configuration

Table 13. 165-Ball CSP_BGA Pin Function Descriptions

Pin No.	Mnemonic	Description
A1, A3, A4, A11, A12, B4, B5, B10, B11, C5, C6, C9, C10, C14	VNEG_N1P2	–1.2 V Analog Supply Voltage.
A2, A5, A6, A9, A10, B3, B6, B7, B8, B9, B12, C4, C7, C8, C11, C15	VDD25_DAC	2.5 V Analog Supply Voltage.
A7	OUTPUT–	DAC Negative Current Output.
A8	OUTPUT+	DAC Positive Current Output.
A13, A14, B1, B2, C2, D2, D3, D13, D14, D15, E1, E2, E3, E13, E14, F6, F7, F8, F9, F10, G2, G3, G8, G13, G14, H1, H3, H6, H7, H8, H9, H10, H13, H15, J6, J7, J8, J9, J10, L1, L2, L14, L15, N6, N7, N10, P1, P15, R2, R5, R8, R11, R14	VSS	Supply Return. Connect these pins to ground.
A15	ISET	Reference Current. Connect this pin to VNEG_N1P2 with a 9.6 kΩ resistor.
B13, B14	VDD12A	1.2 V Analog Supply Voltage.
B15	VREF	1.2 V Reference Input/Output. Connect this pin to VSS with a 1 μF capacitor.
C1, D1	CLK+, CLK–	Positive and Negative DAC Clock Inputs.
C12	VBG_NEG	–1.2 V Reference. Connect this pin to VNEG_N1P2 with a 0.1 μF capacitor.
E15, F1, F2, F3, F13, F14, F15	VDD12_CLK	1.2 V Clock Supply Voltage.
G1	IRQ	Interrupt Request Output (Active Low, Open Drain).

Pin No.	Mnemonic	Description
G6, G7, G9, G10 G15	VDD12_DCD/DLL $\overline{\text{CS}}$	1.2 V Digital Supply Voltage. Serial Port Chip Select Bar (Active Low) Input. CMOS levels on this pin are determined with respect to IOVDD.
H14	SDO	Serial Port Data Output. CMOS levels on this pin are determined with respect to IOVDD.
J13	SCLK	Serial Port Data Clock. CMOS levels on this pin are determined with respect to IOVDD.
K13	SDIO	Serial Port Data Input/Output. CMOS levels on this pin are determined with respect to IOVDD.
J3	$\overline{\text{RESET}}$	Reset Bar (Active Low) Input. CMOS levels on this pin are determined with respect to IOVDD.
H2	TX_ENABLE	Transmit Enable Input. This pin can be used instead of the DAC output bias power down bits in Register 0x040, Bits [1:0] to enable the DAC output. CMOS levels are determined with respect to IOVDD.
P5, P11 J2, J14, K2, K14, M2, M14, N2, N14, P3, P4, P6, P7, P9, P10, P12, P13 K3	DNC VDD_1P2 IOVDD	Do Not Connect. Do not connect to these pins. 1.2 V SERDES Digital Supply. Supply Voltage for CMOS Input/Output and SPI. Operational for 1.8 V to 3.3 V plus tolerance (see Table 1 for details).
K6, K7, K8, K9, K10 L3, L13 M3, M13 J1, K1	DVDD DVDD_1P2 VTT_1P2 SERDIN7+, SERDIN7–	1.2 V Digital Supply Voltage. 1.2 V SERDES Digital Supply Voltage. 1.2 V SERDES V_{TT} Digital Supply Voltage. SERDES Lane 7 Positive and Negative Inputs.
M1, N1	SERDIN6+, SERDIN6–	SERDES Lane 6 Positive and Negative Inputs.
R3, R4	SERDIN5+, SERDIN5–	SERDES Lane 5 Positive and Negative Inputs.
R6, R7	SERDIN4+, SERDIN4–	SERDES Lane 4 Positive and Negative Inputs.
R9, R10	SERDIN3–, SERDIN3+	SERDES Lane 3 Negative and Positive Inputs.
R12, R13	SERDIN2–, SERDIN2+	SERDES Lane 2 Negative and Positive Inputs.
M15, N15	SERDIN1+, SERDIN1–	SERDES Lane 1 Positive and Negative Inputs.
J15, K15	SERDIN0+, SERDIN0–	SERDES Lane 0 Positive and Negative Inputs.
N4, N5	SYSREF+, SYSREF–	System Reference Positive and Negative Inputs. These pins are self biased for ac coupling. They can be ac-coupled or dc-coupled.
N8	PLL_CLK_VDD12	1.2 V SERDES Phase-Locked Loop (PLL) Clock Supply Voltage.
N9 N11, N12	PLL_LDO_VDD12 $\overline{\text{SYNCOUT-}}$, SYNCOUT+	1.2 V SERDES PLL Supply. Negative and Positive LVDS Sync (Active Low) Output Signals.
P2, P14 P8 R1, R15	SYNC_VDD_3P3 PLL_LDO_BYPASS BIAS_VDD_1P2	3.3 V SERDES Sync Supply Voltage. 1.2 V SERDES PLL Supply Voltage Bypass. 1.2 V SERDES Supply Voltage.




Figure 5. 169-Ball CSP_BGA Pin Configuration

Table 14. 169-Ball CSP_BGA Pin Function Descriptions

Pin No.	Mnemonic	Description
A1, A11, B2, B3, C2, C3, C4, C10, C11, C12, C13, D1, D6, D7, E2, E3, E4, E7, E10, E11, E12, E13, F3, F4, F5, F6, F7, F8, F9, F10, F11, F13, G1, G2, G12, G13, H7, J1, J2, J6, J7, J8, J12, J13, K6, L1, L2, L6, L8, L12, L13, M1, M2, M4, M6, M8, M10, M12, M13, N2, N4, N6, N7, N8, N10, N12	VSS	Supply Return. Connect these pins to ground.
A2, A4, A9, B5, B8, B13, C6, C7	VNEG_N1P2	-1.2 V Analog Supply Voltage.
A3, A5, A8, A10, B4, B6, B7, B9, B12, C5, C8	VDD25_DAC	2.5 V Analog Supply Voltage.
A6	OUTPUT-	DAC Negative Current Output.
A7	OUTPUT+	DAC Positive Current Output.
A12	ISET	Reference Current. Connect this pin to VNEG_N1P2 with a 9.6 kΩ resistor.
A13	VREF	1.2 V Reference Input/Output. Connect this pin to VSS with a 1 μF capacitor.
B1, C1	CLK+, CLK-	Positive and Negative DAC Clock Inputs.
B10, B11	VDD12A	1.2 V Analog Supply Voltage.
C9	VBG_NEG	-1.2 V Reference. Connect this pin to VNEG_N1P2 with a 0.1 μF capacitor.
D2, D3, D4, D5, D8, D9, D10, D11, D12, D13, E1	VDD12_CLK	1.2 V Clock Supply Voltage.
E5, E6, E8, E9, G5, G6, G7, G8, G9	DVDD	1.2 V Digital Supply Voltage.
F1, F2	SYSREF+, SYSREF-	System Reference Positive and Negative Inputs. These pins are self biased for ac coupling. They can be ac-coupled or dc-coupled.

Pin No.	Mnemonic	Description
F12	\overline{CS}	Serial Port Chip Select Bar (Active Low) Input. CMOS levels on this pin are determined with respect to IOVDD.
G3	TX_ENABLE	Transmit Enable Input. This pin can be used instead of the DAC output bias power down bits in Register 0x040, Bits [1:0] to enable the DAC output. CMOS levels are determined with respect to IOVDD.
G4	\overline{IRQ}	Interrupt Request Output (Active Low, Open Drain).
G10	SDIO	Serial Port Data Input/Output. CMOS levels on this pin are determined with respect to IOVDD.
G11	SDO	Serial Port Data Output. CMOS levels on this pin are determined with respect to IOVDD.
H10	SCLK	Serial Port Data Clock. CMOS levels on this pin are determined with respect to IOVDD.
H3, H11, J3, J11, L3, L4, L5, L9, L10, L11	VDD_1P2	1.2 V SERDES Digital Supply.
H4	\overline{RESET}	Reset Bar (Active Low) Input. CMOS levels on this pin are determined with respect to IOVDD.
H5, H9	IOVDD	Supply Voltage for CMOS Input/Output and SPI. Operational for 1.8 V to 3.3 V (see Table 1 for details).
H6, H8	DVDD_1P2	1.2 V SERDES Digital Supply Voltage.
H1, H2	SERDIN7+, SERDIN7-	SERDES Lane 7 Positive and Negative Inputs.
K1, K2	SERDIN6+, SERDIN6-	SERDES Lane 6 Positive and Negative Inputs.
M3, N3	SERDIN5+, SERDIN5-	SERDES Lane 5 Positive and Negative Inputs.
M5, N5	SERDIN4+, SERDIN4-	SERDES Lane 4 Positive and Negative Inputs.
M9, N9	SERDIN3+, SERDIN3-	SERDES Lane 3 Positive and Negative Inputs.
M11, N11	SERDIN2+, SERDIN2-	SERDES Lane 2 Positive and Negative Inputs.
K12, K13	SERDIN1-, SERDIN1+	SERDES Lane 1 Negative and Positive Inputs.
H12, H13	SERDIN0-, SERDIN0+	SERDES Lane 0 Negative and Positive Inputs.
J4, J5, K5, K9, L7	DNC	Do Not Connect. Do not connect to these pins.
J9, J10	$\overline{SYNCOUT-}$, SYNCOUT+	Negative and Positive LVDS Sync (Active Low) Output Signals.
K3, K11	VTT_1P2	1.2 V SERDES V_{TT} Digital Supply Voltage.
K4, K10	SYNC_VDD_3P3	3.3 V SERDES Sync Supply Voltage.
K7	PLL_CLK_VDD12	1.2 V SERDES PLL Clock Supply Voltage.
K8	PLL_LDO_VDD12	1.2 V SERDES PLL Supply.
M7	PLL_LDO_BYPASS	1.2 V SERDES PLL Supply Voltage Bypass.
N1, N13	BIAS_VDD_1P2	1.2 V SERDES Supply Voltage.

TYPICAL PERFORMANCE CHARACTERISTICS

AD9161

Static Linearity

$I_{OUTFS} = 40\text{ mA}$, nominal supplies, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 6. INL, $I_{OUTFS} = 20\text{ mA}$




Figure 9. DNL, $I_{OUTFS} = 20\text{ mA}$




Figure 7. INL, $I_{OUTFS} = 30\text{ mA}$




Figure 10. DNL, $I_{OUTFS} = 30\text{ mA}$




Figure 8. INL, $I_{OUTFS} = 40\text{ mA}$




Figure 11. DNL, $I_{OUTFS} = 40\text{ mA}$

AC Performance (NRZ Mode)

$I_{OUTFS} = 40 \text{ mA}$, $f_{DAC} = 5.0 \text{ GSPS}$, nominal supplies, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 12. Single-Tone Spectrum at $f_{OUT} = 70 \text{ MHz}$




Figure 15. Single-Tone Spectrum at $f_{OUT} = 2000 \text{ MHz}$




Figure 13. Single-Tone Spectrum at $f_{OUT} = 70 \text{ MHz}$ (FIR85 Enabled)




Figure 16. Single-Tone Spectrum at $f_{OUT} = 2000 \text{ MHz}$ (FIR85 Enabled)




Figure 14. SFDR vs. f_{OUT} over f_{DAC}




Figure 17. IMD vs. f_{OUT} over f_{DAC}

$I_{OUTFS} = 40\text{ mA}$, $f_{DAC} = 5.0\text{ GSPS}$, nominal supplies, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 18. SFDR vs. f_{OUT} over Digital Full Scale




Figure 21. SFDR vs. f_{OUT} over DAC I_{OUTFS}




Figure 19. IMD vs. f_{OUT} over Digital Full Scale




Figure 22. IMD vs. f_{OUT} over DAC I_{OUTFS}




Figure 20. Single-Tone NSD Measured at 70 MHz vs. f_{OUT} over f_{DAC}




Figure 23. Single-Tone NSD Measured at 10% Offset from f_{OUT} vs. f_{OUT} over f_{DAC}

$I_{OUTFS} = 40 \text{ mA}$, $f_{DAC} = 5.0 \text{ GSPS}$, nominal supplies, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 24. W-CDMA NSD Measured at 70 MHz vs. f_{OUT} over f_{DAC}




Figure 26. W-CDMA NSD Measured at 10% Offset from f_{OUT} vs. f_{OUT} over f_{DAC}




Figure 25. Single-Carrier W-CDMA at 877.5 MHz




Figure 27. Two-Carrier W-CDMA at 875 MHz

AC (Mix-Mode)

$I_{OUTFS} = 40 \text{ mA}$, $f_{DAC} = 5.0 \text{ GSPS}$, nominal supplies, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 28. Single-Tone Spectrum at $f_{OUT} = 2550 \text{ MHz}$




Figure 31. Single-Tone Spectrum at $f_{OUT} = 4000 \text{ MHz}$




Figure 29. Single-Tone Spectrum at $f_{OUT} = 2550 \text{ MHz}$ (FIR85 Enabled)




Figure 32. Single-Tone Spectrum at $f_{OUT} = 4000 \text{ MHz}$ (FIR85 Enabled)




Figure 30. Single-Tone NSD vs. f_{OUT}




Figure 33. SFDR vs. f_{OUT} over Digital Full Scale

$I_{OUTFS} = 40 \text{ mA}$, $f_{DAC} = 5.0 \text{ GSPS}$, nominal supplies, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 34. IMD vs. f_{OUT} over Digital Full Scale

14379-446




Figure 37. IMD vs. f_{OUT} over DAC I_{OUTFS}

14379-449




Figure 35. SFDR vs. f_{OUT} over f_{DAC}

14379-447




Figure 38. IMD vs. f_{OUT} over f_{DAC}

14379-450




Figure 36. SFDR vs. f_{OUT} over DAC I_{OUTFS}

14379-448

DOCSIS Performance (NRZ Mode)

$I_{OUTFS} = 40 \text{ mA}$, $f_{DAC} = 3.076 \text{ GSPS}$, nominal supplies, FIR85 enabled, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 39. Single Carrier at 70 MHz Output




Figure 42. Single Carrier at 950 MHz Output




Figure 40. Four Carriers at 70 MHz Output




Figure 43. Four Carriers at 950 MHz Output




Figure 41. Eight Carriers at 70 MHz Output




Figure 44. Eight Carriers at 950 MHz Output

$I_{OUTFS} = 40 \text{ mA}$, $f_{DAC} = 3.076 \text{ GSPS}$, nominal supplies, FIR85 enabled, $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 45. In-Band Second Harmonic vs. f_{OUT} Performance for One DOCSIS Carrier




Figure 48. In-Band Third Harmonic vs. f_{OUT} Performance for One DOCSIS Carrier




Figure 46. In-Band Second Harmonic vs. f_{OUT} Performance for Four DOCSIS Carriers




Figure 49. In-Band Third Harmonic vs. f_{OUT} Performance for Four DOCSIS Carriers




Figure 47. In-Band Second Harmonic vs. f_{OUT} Performance for Eight DOCSIS Carriers




Figure 50. In-Band Third Harmonic vs. f_{OUT} Performance for Eight DOCSIS Carriers