



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Data Sheet

**AD9163**

### FEATURES

**DAC update rate up to 12 GSPS (minimum)**

**Direct RF synthesis at 6 GSPS (minimum)**

**DC to 3 GHz in nonreturn-to-zero (NRZ) mode**

**DC to 6 GHz in 2 $\times$  NRZ mode**

**1.5 GHz to 7.5 GHz in Mix-Mode**

**Selectable interpolation**

**6 $\times$ , 8 $\times$ , 12 $\times$ , 16 $\times$ , 24 $\times$**

**Excellent dynamic performance**

### APPLICATIONS

**Broadband communications systems**

**DOCSIS 3.1 cable modem termination system (CMTS)/  
video on demand (VOD)/edge quadrature amplitude  
modulation (EQAM)**

**Wireless communications infrastructure**

**MC-GSM, W-CDMA, LTE, LTE-A, point to point**

### GENERAL DESCRIPTION

The AD9163<sup>1</sup> is a high performance, 16-bit digital-to-analog converter (DAC) that supports data rates to 6 GSPS. The DAC core is based on a quad-switch architecture coupled with a 2 $\times$  interpolator filter that enables an effective DAC update rate of up to 12 GSPS in some modes. The high dynamic range and bandwidth makes this DAC ideally suited for the most demanding high speed radio frequency (RF) DAC applications.

Superior RF performance and deep interpolation rates enable use of the AD9163 in many wireless infrastructure applications, including MC-GSM, W-CDMA, LTE, and LTE-A.

The wide bandwidth of up to 1 GHz and the complex NCO and digital upconverter enable dual band and triple band direct RF synthesis of wireless infrastructure signals, eliminating costly analog upconverters.


Wide analog bandwidth capability combines with high dynamic range to support DOCSIS 3.1 cable infrastructure compliance from the minimum of one carrier up to 1 GHz of signal bandwidth, making it ideal for cable multiple dwelling unit (MDU) applications. A 2 $\times$  interpolator filter (FIR85) enables the AD9163 to be configured for lower data rates and converter clocking to reduce the overall system power and ease the filtering requirements. In Mix-Mode™ operation, the AD9163 can reconstruct RF carriers in the second and third Nyquist zones up to 7.5 GHz while still maintaining exceptional dynamic range. The output current can be programmed from 8 mA to 38.76 mA. The AD9163 data interface consists of up to eight JESD204B serializer/deserializer (SERDES) lanes that are programmable in terms of lane speed and number of lanes to enable application flexibility.

A serial peripheral interface (SPI) configures the AD9163 and monitors the status of all the registers. The AD9163 is offered in a 169-ball, 11 mm × 11 mm, 0.8 mm pitch CSP\_BGA package.

### PRODUCT HIGHLIGHTS

1. High dynamic range and signal reconstruction bandwidth supports RF signal synthesis of up to 7.5 GHz.
2. Up to eight lanes JESD204B SERDES interface, flexible in terms of number of lanes and lane speed.
3. Bandwidth and dynamic range to meet multiband wireless communications standards with margin.

### FUNCTIONAL BLOCK DIAGRAM



14415-001

Figure 1.

<sup>1</sup> Protected by U.S. Patents 6,842,132 and 7,796,971.

Rev. A

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2016–2017 Analog Devices, Inc. All rights reserved.  
Technical Support [www.analog.com](http://www.analog.com)

# AD9163\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

---

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- AD9161/AD9162/AD9163/AD9164 Evaluation Board

## DOCUMENTATION

### Data Sheet

- AD9163: 16-Bit, 12 GSPS, RF DAC and Digital Upconverter Data Sheet

## TOOLS AND SIMULATIONS

- AD916X Remote Evaluation Tool
- AD9163 IBIS Model

## DESIGN RESOURCES

- AD9163 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all AD9163 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

---

## TABLE OF CONTENTS

|  |    |                                      |     |
|--|----|--------------------------------------|-----|
| Features .....                                       | 1  | JESD204B Overview .....              | 31  |
| Applications.....                                    | 1  | Physical Layer .....                 | 32  |
| General Description .....                            | 1  | Data Link Layer .....                | 35  |
| Product Highlights .....                             | 1  | Transport Layer .....                | 43  |
| Functional Block Diagram .....                       | 1  | JESD204B Test Modes .....            | 45  |
| Revision History .....                               | 3  | JESD204B Error Monitoring.....       | 47  |
| Specifications.....                                  | 4  | Hardware Considerations .....        | 49  |
| DC Specifications .....                              | 4  | Main Digital Datapath .....          | 50  |
| DAC Input Clock Overclocking Specifications.....     | 5  | Data Format .....                    | 50  |
| Power Supply DC Specifications .....                 | 5  | Interpolation Filters .....          | 50  |
| Serial Port and CMOS Pin Specifications .....        | 6  | Digital Modulation.....              | 53  |
| JESD204B Serial Interface Speed Specifications ..... | 7  | Inverse Sinc .....                   | 55  |
| SYSREF± to DAC Clock Timing Specifications.....      | 7  | Downstream Protection .....          | 55  |
| Digital Input Data Timing Specifications .....       | 8  | Datapath PRBS .....                  | 56  |
| JESD204B Interface Electrical Specifications .....   | 8  | Datapath PRBS IRQ .....              | 56  |
| AC Specifications.....                               | 9  | Interrupt Request Operation .....    | 58  |
| Absolute Maximum Ratings.....                        | 10 | Interrupt Service Routine.....       | 58  |
| Reflow Profile.....                                  | 10 | Applications Information .....       | 59  |
| Thermal Management .....                             | 10 | Hardware Considerations .....        | 59  |
| Thermal Resistance .....                             | 10 | Analog Interface Considerations..... | 62  |
| ESD Caution.....                                     | 10 | Analog Modes of Operation .....      | 62  |
| Pin Configuration and Function Descriptions.....     | 11 | Clock Input.....                     | 63  |
| Typical Performance Characteristics .....            | 13 | Shuffle Mode .....                   | 64  |
| Static Linearity .....                               | 13 | DLL.....                             | 64  |
| AC Performance (NRZ Mode) .....                      | 14 | Voltage Reference .....              | 64  |
| AC (Mix-Mode).....                                   | 19 | Temperature Sensor .....             | 65  |
| DOCSIS Performance (NRZ Mode) .....                  | 22 | Analog Outputs .....                 | 65  |
| Terminology .....                                    | 27 | Start-Up Sequence .....              | 67  |
| Theory of Operation .....                            | 28 | Register Summary .....               | 69  |
| Serial Port Operation .....                          | 29 | Register Details .....               | 75  |
| Data Format .....                                    | 29 | Outline Dimensions .....             | 124 |
| Serial Port Pin Descriptions.....                    | 29 | Ordering Guide .....                 | 124 |
| Serial Port Options.....                             | 29 |                                      |     |
| JESD204B Serial Data Interface.....                  | 31 |                                      |     |

**REVISION HISTORY****2/2017—Rev. 0 to Rev. A**

|   |    |
|---|----|
| Change to Endnote 1, Table 1 .....  | 4  |
| Added Temperature Sensor Parameter, Table 1 .....   | 4  |
| Change to OUTPUT $\pm$ to VNEG_N1P2 Parameter, Table 10 .....   | 10 |
| Changes to Figure 99 .....  | 38 |
| Changes to Link Delay Setup Example, With Known Delays<br>Section .....   | 40 |
| Changes to Link Delay Setup Example, Without Known Delays<br>Section .....  | 41 |
| Changes to Table 23 .....   | 43 |
| Changed 4 $\times$ Six-Lane (L = 3, M = 2, F = 4, S = 3) to 4 $\times$ Three-Lane<br>(L = 3, M = 2, F = 4, S = 3), Table 29 ..... | 46 |

|   |    |
|---|----|
| Added Datapath PRBS Section and Datapath PRBS<br>IRQ Section .....            | 56 |
| Moved Figure 133 .....  | 64 |
| Added Temperature Sensor Section .....  | 65 |
| Changes to Equivalent DAC Output and Transfer Function<br>Section .....       | 65 |
| Changes to Output Stage Configuration Section and Figure 140<br>Caption ..... | 66 |
| Added Register 0x132 Row to Register 0x135 Row, Table 44 .....                | 70 |
| Added Register 0x132 Row to Register 0x135 Row, Table 45 .....                | 84 |
| Change to Register 0x230 .....  | 86 |

**7/2016—Revision 0: Initial Version**

## SPECIFICATIONS

### DC SPECIFICATIONS

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, DAC output full-scale current ( $I_{OUTFS}$ ) = 40 mA, and  $T_A$  = -40°C to +85°C, unless otherwise noted.

**Table 1.**

| Parameter                            | Test Conditions/Comments  | Min   | Typ    | Max   | Unit   |
|--------------------------------------|---|-------|--------|-------|--------|
| RESOLUTION                           |   | 16    |        |       | Bit    |
| DAC Update Rate                      |   |       |        |       |        |
| Minimum                              |   |       |        | 1.5   | GSPS   |
| Maximum                              | VDD <sup>1</sup> = 1.3 V ± 2% <sup>2</sup>                                | 6     | 6.4    |       | GSPS   |
| Adjusted <sup>4</sup>                | VDD <sup>1</sup> = 1.3 V ± 2%, FIR85 <sup>3</sup> 2x interpolator enabled | 12    | 12.8   |       | GSPS   |
|                                      | VDD <sup>1</sup> = 1.3 V ± 2%   | 1     | 1.0667 |       | GSPS   |
| ACCURACY                             |   |       |        |       |        |
| Integral Nonlinearity (INL)          |   |       | ±2.7   |       | LSB    |
| Differential Nonlinearity (DNL)      |   |       | ±1.7   |       | LSB    |
| ANALOG OUTPUTS                       |   |       | -1.7   |       | %      |
| Gain Error (with Internal Reference) |   |       |        |       |        |
| Full-Scale Output Current            |   |       |        |       |        |
| Minimum                              | R <sub>SET</sub> = 9.76 kΩ  | 7.37  | 8      | 8.57  | mA     |
| Maximum                              | R <sub>SET</sub> = 9.76 kΩ  | 35.8  | 38.76  | 41.3  | mA     |
| DAC CLOCK INPUT (CLK+, CLK-)         |   |       |        |       |        |
| Differential Input Power             | R <sub>LOAD</sub> = 90 Ω differential on chip                             | -20   | 0      | +10   | dBm    |
| Common-Mode Voltage                  | AC-coupled  |       | 0.6    |       | V      |
| Input Impedance <sup>1</sup>         | 3 GSPS input clock  |       | 90     |       | Ω      |
| TEMPERATURE DRIFT                    |   |       |        |       |        |
| Gain                                 |   | 105   |        |       | ppm/°C |
| Reference Voltage                    |   | 75    |        |       | ppm/°C |
| TEMPERATURE SENSOR                   |   |       |        |       |        |
| Accuracy                             | After single point calibration (see the Temperature Sensor section)       | ±5    |        |       | %      |
| REFERENCE                            |   |       |        |       |        |
| Internal Reference Voltage           |   | 1.19  |        |       | V      |
| ANALOG SUPPLY VOLTAGES               |   |       |        |       |        |
| VDD25_DAC                            |   | 2.375 | 2.5    | 2.625 | V      |
| VDD12A <sup>2</sup>                  |   | 1.14  | 1.2    | 1.326 | V      |
| VDD12_CLK <sup>2</sup>               |   | 1.14  | 1.2    | 1.326 | V      |
| VNEG_N1P2                            |   | -1.26 | -1.2   | -1.14 | V      |
| DIGITAL SUPPLY VOLTAGES              |   |       |        |       |        |
| DVDD                                 |   | 1.14  | 1.2    | 1.326 | V      |
| IOVDD <sup>3</sup>                   |   | 1.71  | 2.5    | 3.465 | V      |
| SERDES SUPPLY VOLTAGES               |   |       |        |       |        |
| VDD_1P2                              |   | 1.14  | 1.2    | 1.326 | V      |
| VTT_1P2                              | Can connect to VDD_1P2  | 1.14  | 1.2    | 1.326 | V      |
| DVDD_1P2                             |   | 1.14  | 1.2    | 1.326 | V      |
| PLL_LDO_VDD12                        |   | 1.14  | 1.2    | 1.326 | V      |
| PLL_CLK_VDD12                        | Can connect to PLL_LDO_VDD12  | 1.14  | 1.2    | 1.326 | V      |
| SYNC_VDD_3P3                         |   | 3.135 | 3.3    | 3.465 | V      |
| BIAS_VDD_1P2                         | Can connect to VDD_1P2  | 1.14  | 1.2    | 1.326 | V      |

<sup>1</sup> See the Clock Input section for more details.

<sup>2</sup> For the lowest noise performance, use a separate power supply filter network for the VDD12\_CLK and the VDD12A pins.

<sup>3</sup> IOVDD can range from 1.8 V to 3.3 V, with ±5% tolerance.

<sup>4</sup> The adjusted DAC update rate is calculated as  $f_{DAC}$  divided by the minimum required interpolation factor. For the AD9163, the minimum interpolation factor is 6. Therefore, with  $f_{DAC} = 6$  GSPS,  $f_{DAC}$  adjusted = 1 GSPS. When FIR85 is enabled, which puts the device into 2x NRZ mode,  $f_{DAC} = 2 \times$  (DAC clock input frequency), and the minimum interpolation increases to 12x (interpolation value). Thus, for the AD9163, with FIR85 enabled and DAC clock = 6 GSPS,  $f_{DAC} = 12$  GSPS, minimum interpolation = 12x, and the adjusted DAC update rate = 1 GSPS.

**DAC INPUT CLOCK OVERRUN SPECIFICATIONS**

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, I<sub>OUTFS</sub> = 40 mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

Maximum guaranteed speed using the temperatures and voltages conditions as shown in Table 2, where VDDx is VDD12\_CLK, DVDD, VDD\_1P2, DVDD\_1P2, and PLL\_LDO\_VDD12. Any DAC clock speed over 5.1 GSPS requires a maximum junction temperature of 105°C to avoid damage to the device. See Table 10 for details on maximum junction temperature permitted for certain clock speeds.

**Table 2.**

| Parameter <sup>1</sup>                       | Test Conditions/Comments  | Min               | Typ | Max | Unit |
|--|---|-------------------|-----|-----|------|
| MAXIMUM DAC UPDATE RATE<br>VDDx = 1.2 V ± 5% | T <sub>JMAX</sub> = 25°C<br>T <sub>JMAX</sub> = 85°C<br>T <sub>JMAX</sub> = 105°C | 6.0<br>5.6<br>5.4 |     |     | GSPS |
| VDDx = 1.2 V ± 2%                            | T <sub>JMAX</sub> = 25°C<br>T <sub>JMAX</sub> = 85°C<br>T <sub>JMAX</sub> = 105°C | 6.1<br>5.8<br>5.6 |     |     | GSPS |
| VDDx = 1.3 V ± 2%                            | T <sub>JMAX</sub> = 25°C<br>T <sub>JMAX</sub> = 85°C<br>T <sub>JMAX</sub> = 105°C | 6.4<br>6.2<br>6.0 |     |     | GSPS |

<sup>1</sup> T<sub>JMAX</sub> is the maximum junction temperature.

**POWER SUPPLY DC SPECIFICATIONS**

I<sub>OUTFS</sub> = 40 mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. FIR85 is the finite impulse response with 85 dB digital attenuation.

**Table 3.**

| Parameter   | Test Conditions/Comments  | Min                            | Typ                       | Max                      | Unit                 |
|---|---|--------------------------------|---------------------------|--------------------------|----------------------|
| 8 LANES, 6x INTERPOLATION (80%), 3 GSPS<br>Analog Supply Currents<br>VDD25_DAC = 2.5 V<br>VDD12A = 1.2 V<br>VDD12_CLK = 1.2 V<br>VNEG_N1P2 = -1.2 V<br>Digital Supply Currents<br>DVDD = 1.2 V<br>IOVDD = 2.5 V<br>SERDES Supply Currents<br>VDD_1P2 = 1.2 V<br>DVDD_1P2 = 1.2 V<br>PLL_LDO_VDD12 = 1.2 V<br>SYNC_VDD_3P3 = 3.3 V | NCO on, FIR85 on<br>Includes VTT_1P2, BIAS_VDD_1P2<br>Connected to PLL_CLK_VDD12  |                                |                           |                          |                      |
|   |   | 93.8<br>3.7<br>228.7<br>-120.7 |                           |                          | mA<br>μA<br>mA<br>mA |
|   |   | 598.4<br>2.5                   |                           |                          | mA<br>mA             |
|   |   | 443.4<br>72.3<br>81.8<br>9.4   |                           |                          | mA<br>mA<br>mA<br>mA |
| 8 LANES, 8x INTERPOLATION (80%), 5 GSPS<br>Analog Supply Currents<br>VDD25_DAC = 2.5 V<br>VDD12A = 1.2 V<br>VDD12_CLK = 1.2 V<br>VNEG_N1P2 = -1.2 V<br>Digital Supply Currents<br>DVDD = 1.2 V<br>IOVDD = 2.5 V<br>SERDES Supply Currents<br>VDD_1P2 = 1.2 V<br>DVDD_1P2 = 1.2 V<br>PLL_LDO_VDD12 = 1.2 V<br>SYNC_VDD_3P3 = 3.3 V | NCO on, FIR85 off (unless otherwise noted)<br>NCO on, FIR85 off<br>Includes VTT_1P2, BIAS_VDD_1P2<br>Connected to PLL_CLK_VDD12 | 94<br>80<br>341<br>-119        | 100<br>150<br>435<br>-112 | 495<br>2.5<br>878<br>2.7 | mA<br>μA<br>mA<br>mA |
|   |   | 477<br>89<br>81<br>9.3         | 681<br>130<br>112<br>11   |                          | mA<br>mA<br>mA<br>mA |

| Parameter                              | Test Conditions/Comments                  | Min | Typ  | Max | Unit |
|--|---|-----|------|-----|------|
| POWER DISSIPATION                      |   |     |      |     |      |
| 3 GSPS                                 |   |     |      |     |      |
| 2x NRZ Mode, 6x, FIR85 Enabled, NCO On | Using 80%, 3x filter, eight-lane JESD204B |     | 2.1  |     | W    |
| NRZ Mode, 24x, FIR85 Disabled, NCO On  | Using 80%, 2x filter, one-lane JESD204B   |     | 1.3  |     | W    |
| 5 GSPS                                 |   |     |      |     |      |
| NRZ Mode, 8x, FIR85 Disabled, NCO On   | Using 80%, 2x filter, eight-lane JESD204B |     | 2.18 |     | W    |
| NRZ Mode, 16x, FIR85 Disabled, NCO On  | Using 80%, 2x filter, eight-lane JESD204B |     | 2.09 |     | W    |
| 2x NRZ Mode, 6x, FIR85 Enabled, NCO On | Using 80%, 3x filter, eight-lane JESD204B |     | 2.65 |     | W    |

**SERIAL PORT AND CMOS PIN SPECIFICATIONS**

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, IOUTFS = 40 mA, TA = -40°C to +85°C, unless otherwise noted.

Table 4.

| Parameter                                  | Symbol         | Test Comments/Conditions            | Min  | Typ | Max | Unit |
|--|----------------|-------------------------------------|------|-----|-----|------|
| WRITE OPERATION                            |                |                                     |      |     |     |      |
| Maximum SCLK Clock Rate                    | fSCLK, 1/tSCLK | See Figure 89                       |      |     |     | MHz  |
| SCLK Clock High                            | tPWH           | SCLK = 20 MHz                       | 100  |     |     | ns   |
| SCLK Clock Low                             | tPWL           | SCLK = 20 MHz                       | 3.5  |     |     | ns   |
| SDIO to SCLK Setup Time                    | tDS            |                                     | 4    |     |     | ns   |
| SCLK to SDIO Hold Time                     | tDH            |                                     | 1    |     |     | ns   |
| CS to SCLK Setup Time                      | ts             |                                     | 2    |     |     | ns   |
| SCLK to CS Hold Time                       | tH             |                                     | 0.5  |     |     | ns   |
| READ OPERATION                             |                |                                     |      |     |     |      |
| SCLK Clock Rate                            | fSCLK, 1/tSCLK | See Figure 88                       |      |     |     | MHz  |
| SCLK Clock High                            | tPWH           |                                     | 20   |     |     | ns   |
| SCLK Clock Low                             | tPWL           |                                     | 20   |     |     | ns   |
| SDIO to SCLK Setup Time                    | tDS            |                                     | 10   |     |     | ns   |
| SCLK to SDIO Hold Time                     | tDH            |                                     | 5    |     |     | ns   |
| CS to SCLK Setup Time                      | ts             |                                     | ns   |     |     | ns   |
| SCLK to SDIO (or SDO) Data Valid Time      | tDV            |                                     | 10   |     |     | ns   |
| CS to SDIO (or SDO) Output Valid to High-Z |                | Not shown in Figure 88 or Figure 89 | 17   |     |     | ns   |
|  |                |                                     | 45   |     |     | ns   |
| INPUTS (SDIO, SCLK, CS, RESET, TX_ENABLE)  |                |                                     |      |     |     |      |
| Voltage Input                              |                |                                     |      |     |     |      |
| High                                       | VIH            | 1.8 V ≤ IOVDD ≤ 2.5 V               |      |     |     | V    |
| Low  | VL             | 1.8 V ≤ IOVDD ≤ 2.5 V               |      |     |     | V    |
| Current Input                              |                |                                     |      |     |     |      |
| High                                       | IIH            |                                     |      |     |     | μA   |
| Low  | IL             |                                     | 75   |     |     | μA   |
|  |                |                                     | -150 |     |     | μA   |
| OUTPUTS (SDIO, SDO)                        |                |                                     |      |     |     |      |
| Voltage Output                             |                |                                     |      |     |     |      |
| High                                       | VOH            | 1.8 V ≤ IOVDD ≤ 3.3 V               |      |     |     | V    |
| Low  | VOL            | 1.8 V ≤ IOVDD ≤ 3.3 V               |      |     |     | V    |
| Current Output                             |                |                                     |      |     |     |      |
| High                                       | IOH            |                                     |      |     |     | mA   |
| Low  | IOL            |                                     | 4    |     |     | mA   |

**JESD204B SERIAL INTERFACE SPEED SPECIFICATIONS**

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, I<sub>OUTFS</sub> = 40 mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

**Table 5.**

| Parameter              | Test Conditions/Comments   | Min   | Typ | Max    | Unit |
|------------------------|----------------------------|-------|-----|--------|------|
| SERIAL INTERFACE SPEED | Guaranteed operating range |       |     |        |      |
| Half Rate              |                            | 6     |     | 12.5   | Gbps |
| Full Rate              |                            | 3     |     | 6.25   | Gbps |
| Oversampling           |                            | 1.5   |     | 3.125  | Gbps |
| 2x Oversampling        |                            | 0.750 |     | 1.5625 | Gbps |

**SYSREF± TO DAC CLOCK TIMING SPECIFICATIONS**

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, I<sub>OUTFS</sub> = 40 mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

**Table 6.**

| Parameter <sup>1</sup>                | Test Conditions/Comments                 | Min | Typ | Max | Unit |
|---------------------------------------|--|-----|-----|-----|------|
| SYSREF± DIFFERENTIAL SWING = 1.0 V    |  |     |     |     |      |
| Minimum Setup Time, t <sub>SYSS</sub> | AC-coupled                               | 65  | 117 |     | ps   |
|                                       | DC-coupled, common-mode voltage = 0 V    | 45  | 77  |     | ps   |
|                                       | DC-coupled, common-mode voltage = 1.25 V | 68  | 129 |     | ps   |
| Minimum Hold Time, t <sub>SYSH</sub>  | AC-coupled                               | 19  | 63  |     | ps   |
|                                       | DC-coupled, common-mode voltage = 0 V    | 5   | 37  |     | ps   |
|                                       | DC-coupled, common-mode voltage = 1.25 V | 51  | 114 |     | ps   |

<sup>1</sup>The SYSREF± pulse must be at least four DAC clock edges wide plus the setup and hold times in Table 6. For more information, see the Sync Processing Modes Overview section.




Figure 2. SYSREF± to DAC Clock Timing Diagram (Only SYSREF+ and CLK+ Shown)

14415-002

**DIGITAL INPUT DATA TIMING SPECIFICATIONS**

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, I<sub>OUTFS</sub> = 40 mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted.

**Table 7.**

| Parameter                                       | Test Conditions/Comments       | Min          | Typ | Max | Unit                     |
|---|--------------------------------|--------------|-----|-----|--------------------------|
| LATENCY <sup>1</sup>                            |                                |              |     |     |                          |
| Interface                                       |                                | 1            |     |     | PCLK <sup>2</sup> cycle  |
| Interpolation                                   |                                | See Table 32 |     |     |                          |
| Power-Up Time                                   | From DAC output off to enabled | 10           |     |     | ns                       |
| DETERMINISTIC LATENCY                           |                                |              |     |     |                          |
| Fixed   |                                |              | 12  |     | PCLK <sup>2</sup> cycles |
| Variable  |                                |              | 2   |     | PCLK <sup>2</sup> cycles |
| SYSREF± to LOCAL MULTIFRAME CLOCKS (LMFC) DELAY |                                | 4            |     |     | DAC clock cycles         |

<sup>1</sup>Total latency (or pipeline delay) through the device is calculated as follows:

$$\text{Total Latency} = \text{Interface Latency} + \text{Fixed Latency} + \text{Variable Latency} + \text{Pipeline Delay}$$

See Table 32 for examples of the pipeline delay per block.

<sup>2</sup>PCLK is the internal processing clock for the AD9163 and equals the lane rate ÷ 40.

**JESD204B INTERFACE ELECTRICAL SPECIFICATIONS**

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, I<sub>OUTFS</sub> = 40 mA, T<sub>A</sub> = -40°C to +85°C, unless otherwise noted. V<sub>TT</sub> is the termination voltage.

**Table 8.**

| Parameter                                    | Symbol                         | Test Conditions/Comments                                 | Min   | Typ | Max   | Unit |
|--|--------------------------------|--|-------|-----|-------|------|
| JESD204B DATA INPUTS                         |                                |  |       |     |       |      |
| Input Leakage Current                        |                                | T <sub>A</sub> = 25°C                                    |       |     |       |      |
| Logic High                                   |                                | Input level = 1.2 V ± 0.25 V,<br>V <sub>TT</sub> = 1.2 V | 10    |     |       | µA   |
| Logic Low                                    |                                | Input level = 0 V  |       | -4  |       | µA   |
| Unit Interval                                | UI                             |  | 80    |     | 1333  | ps   |
| Common-Mode Voltage                          | V <sub>RCM</sub>               | AC-coupled, V <sub>TT</sub> = VDD_1P2 <sup>1</sup>       | -0.05 |     | +1.85 | V    |
| Differential Voltage                         | R <sub>V</sub> <sub>DIFF</sub> |  | 110   |     | 1050  | mV   |
| V <sub>TT</sub> Source Impedance             | Z <sub>TT</sub>                | At dc  |       |     | 30    | Ω    |
| Differential Impedance                       | Z <sub>RDIF</sub>              | At dc  | 80    | 100 | 120   | Ω    |
| Differential Return Loss                     | R <sub>L</sub> <sub>RDIF</sub> |  |       | 8   |       | dB   |
| Common-Mode Return Loss                      | R <sub>L</sub> <sub>RCM</sub>  |  |       | 6   |       | dB   |
| COMMON-INPUT                                 |                                |  |       |     |       |      |
| Differential Impedance                       |                                | 169-ball CSP_BGA   |       | 121 |       | Ω    |
| DIFFERENTIAL OUTPUTS (SYNCOUT±) <sup>2</sup> |                                | Driving 100 Ω differential load                          |       |     |       |      |
| Output Differential Voltage                  | V <sub>OD</sub>                |  | 350   | 420 | 450   | mV   |
| Output Offset Voltage                        | V <sub>OS</sub>                |  | 1.15  | 1.2 | 1.27  | V    |

<sup>1</sup>As measured on the input side of the ac coupling capacitor.

<sup>2</sup>IEEE Standard 1596.3 LVDS compatible.

**AC SPECIFICATIONS**

VDD25\_DAC = 2.5 V, VDD12A = VDD12\_CLK = 1.2 V, VNEG\_N1P2 = -1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD\_1P2 = DVDD\_1P2 = PLL\_LDO\_VDD12 = 1.2 V, SYNC\_VDD\_3P3 = 3.3 V, I<sub>OUTFS</sub> = 40 mA, T<sub>A</sub> = 25°C, unless otherwise noted.

**Table 9. AC Specifications**

| Parameter                                       | Test Conditions/Comments  | Min  | Typ | Max | Unit   |
|---|---|------|-----|-----|--------|
| SPURIOUS-FREE DYNAMIC RANGE (SFDR) <sup>1</sup> |   |      |     |     |        |
| Single Tone, f <sub>DAC</sub> = 5000 MSPS       |   |      |     |     |        |
| f <sub>OUT</sub> = 70 MHz                       |   | -82  |     |     | dBc    |
| f <sub>OUT</sub> = 500 MHz                      |   | -75  |     |     | dBc    |
| f <sub>OUT</sub> = 1000 MHz                     |   | -65  |     |     | dBc    |
| f <sub>OUT</sub> = 2000 MHz                     |   | -70  |     |     | dBc    |
| f <sub>OUT</sub> = 4000 MHz                     |   | -60  |     |     | dBc    |
| Single Tone, f <sub>DAC</sub> = 5000 MSPS       | FIR85 enabled<br>-6 dBFS, shuffle enabled   |      |     |     |        |
| f <sub>OUT</sub> = 70 MHz                       |   | -75  |     |     | dBc    |
| f <sub>OUT</sub> = 500 MHz                      |   | -75  |     |     | dBc    |
| f <sub>OUT</sub> = 1000 MHz                     |   | -70  |     |     | dBc    |
| f <sub>OUT</sub> = 2000 MHz                     |   | -75  |     |     | dBc    |
| f <sub>OUT</sub> = 4000 MHz                     |   | -65  |     |     | dBc    |
| DOCSIS  |   |      |     |     |        |
| f <sub>OUT</sub> = 70 MHz                       | FIR85 enabled<br>f <sub>DAC</sub> = 3076 MSPS   |      |     |     |        |
| f <sub>OUT</sub> = 70 MHz                       | Single carrier  | -70  |     |     | dBc    |
| f <sub>OUT</sub> = 70 MHz                       | Four carriers   | -70  |     |     | dBc    |
| f <sub>OUT</sub> = 950 MHz                      | Eight carriers  | -67  |     |     | dBc    |
| f <sub>OUT</sub> = 950 MHz                      | Single carrier  | -70  |     |     | dBc    |
| f <sub>OUT</sub> = 950 MHz                      | Four carriers   | -68  |     |     | dBc    |
| f <sub>OUT</sub> = 950 MHz                      | Eight carriers  | -64  |     |     | dBc    |
| Wireless Infrastructure                         |   |      |     |     |        |
| f <sub>OUT</sub> = 960 MHz                      | f <sub>DAC</sub> = 5000 MSPS<br>Two-carrier GSM signal at -9 dBFS; across 925 MHz to 960 MHz band | -85  |     |     | dBc    |
| f <sub>OUT</sub> = 1990 MHz                     | Two-carrier GSM signal at -9 dBFS; across 1930 MHz to 1990 MHz band                               | -81  |     |     | dBc    |
| ADJACENT CHANNEL POWER                          |   |      |     |     |        |
| f <sub>OUT</sub> = 877 MHz                      | f <sub>DAC</sub> = 5000 MSPS<br>One carrier, first adjacent channel                               | -79  |     |     | dBc    |
| f <sub>OUT</sub> = 877 MHz                      | Two carriers, first adjacent channel  | -76  |     |     | dBc    |
| f <sub>OUT</sub> = 1887 MHz                     | One carrier, first adjacent channel   | -74  |     |     | dBc    |
| f <sub>OUT</sub> = 1980 MHz                     | Four carriers, first adjacent channel   | -70  |     |     | dBc    |
| INTERMODULATION DISTORTION                      |   |      |     |     |        |
| f <sub>OUT</sub> = 900 MHz                      | f <sub>DAC</sub> = 5000 MSPS, two-tone test<br>0 dBFS   | -80  |     |     | dBc    |
| f <sub>OUT</sub> = 900 MHz                      | -6 dBFS, shuffle enabled  | -80  |     |     | dBc    |
| f <sub>OUT</sub> = 1800 MHz                     | 0 dBFS  | -68  |     |     | dBc    |
| f <sub>OUT</sub> = 1800 MHz                     | -6 dBFS, shuffle enabled  | -78  |     |     | dBc    |
| NOISE SPECTRAL DENSITY (NSD)                    |   |      |     |     |        |
| Single Tone, f <sub>DAC</sub> = 5000 MSPS       |   |      |     |     |        |
| f <sub>OUT</sub> = 550 MHz                      |   | -168 |     |     | dBm/Hz |
| f <sub>OUT</sub> = 960 MHz                      |   | -167 |     |     | dBm/Hz |
| f <sub>OUT</sub> = 1990 MHz                     |   | -164 |     |     | dBm/Hz |
| SINGLE SIDEBAND (SSB) PHASE NOISE AT OFFSET     | f <sub>OUT</sub> = 3800 MHz, f <sub>DAC</sub> = 4000 MSPS   |      |     |     |        |
| 1 kHz   |   | -119 |     |     | dBc/Hz |
| 10 kHz  |   | -125 |     |     | dBc/Hz |
| 100 kHz   |   | -135 |     |     | dBc/Hz |
| 1 MHz   |   | -144 |     |     | dBc/Hz |
| 10 MHz  |   | -156 |     |     | dBc/Hz |

<sup>1</sup> See the Clock Input section for more details on optimizing SFDR and reducing the image of the fundamental with clock input tuning.

## ABSOLUTE MAXIMUM RATINGS

Table 10.

| Parameter  | Rating                         |
|--|--------------------------------|
| ISET, VREF to VBG_NEG                                    | -0.3 V to VDD25_DAC + 0.3 V    |
| SERDINx $\pm$ , VTT_1P2,<br>SYNCOUT $\pm$                | -0.3 V to SYNC_VDD_3P3 + 0.3 V |
| OUTPUT $\pm$ to VNEG_N1P2                                | -0.3 V to VDD25_DAC + 0.2 V    |
| SYSREF $\pm$   | GND – 0.5 V to +2.5 V          |
| CLK $\pm$ to Ground                                      | -0.3 V to VDD12_CLK + 0.3 V    |
| RESET, IRQ, CS, SCLK, SDIO,<br>SDO to Ground             | -0.3 V to IOVDD + 0.3 V        |
| Junction Temperature <sup>1</sup>                        |                                |
| f <sub>DAC</sub> = 6 GSPS                                | 105°C                          |
| f <sub>DAC</sub> ≤ 5.1 GSPS                              | 110°C                          |
| Ambient Operating<br>Temperature Range (T <sub>A</sub> ) | -40°C to +85°C                 |
| Storage Temperature Range                                | -65°C to +150°C                |

<sup>1</sup> Some operating modes of the device may cause the device to approach or exceed the maximum junction temperature during operation at supported ambient temperatures. Removal of heat from the device may require additional measures such as active airflow, heat sinks, or other measures.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### REFLOW PROFILE

The AD9163 reflow profile is in accordance with the JEDEC JESD204B criteria for Pb-free devices. The maximum reflow temperature is 260°C.

### THERMAL MANAGEMENT

The AD9163 is a high power device that can dissipate nearly 3 W depending on the user application and configuration. Because of the power dissipation, the AD9163 uses an exposed die package to give the customer the most effective method of controlling the die temperature. The exposed die allows cooling of the die directly.

Figure 3 shows the profile view of the device mounted to a user printed circuit board (PCB) and a heat sink (typically the aluminum case) to keep the junction (exposed die) below the maximum junction temperature in Table 10.




Figure 3. Typical Thermal Management Solution

14415700

### THERMAL RESISTANCE

Typical  $\theta_{JA}$  and  $\theta_{JC}$  values are specified for a 4-layer JEDEC 2S2P high effective thermal conductivity test board for balled surface-mount packages.  $\theta_{JA}$  is obtained in still air conditions (JESD51-2). Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ .  $\theta_{JC}$  is obtained with the test case temperature monitored at the bottom of the package.

$\Psi_{JT}$  is thermal characteristic parameters obtained with  $\theta_{JA}$  in still air test conditions but are not applicable to the CSP\_BGA package.

Estimate the junction temperature (T<sub>J</sub>) using the following equations:

$$T_J = T_T + (\Psi_{JT} \times P_{DISS})$$

where:

$T_T$  is the temperature measured at the top of the package.

$P_{DISS}$  is the total device power dissipation.

Table 11. Thermal Resistance

| Package Type | $\theta_{JA}$ | $\theta_{JC}$ | Unit |
|--------------|---------------|---------------|------|
| BC-169-2     | 14.6          | 0.02          | °C/W |

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

|   | 1            | 2         | 3         | 4            | 5         | 6         | 7              | 8             | 9         | 10           | 11        | 12        | 13           |   |
|---|--------------|-----------|-----------|--------------|-----------|-----------|----------------|---------------|-----------|--------------|-----------|-----------|--------------|---|
| A | VSS          | VNEG_N1P2 | VDD25_DAC | VNEG_N1P2    | VDD25_DAC | OUTPUT-   | OUTPUT+        | VDD25_DAC     | VNEG_N1P2 | VDD25_DAC    | VSS       | ISET      | VREF         | A |
| B | CLK+         | VSS       | VSS       | VDD25_DAC    | VNEG_N1P2 | VDD25_DAC | VDD25_DAC      | VNEG_N1P2     | VDD25_DAC | VDD12A       | VDD12A    | VDD25_DAC | VNEG_N1P2    | B |
| C | CLK-         | VSS       | VSS       | VSS          | VDD25_DAC | VNEG_N1P2 | VNEG_N1P2      | VDD25_DAC     | VBG_NEG   | VSS          | VSS       | VSS       | VSS          | C |
| D | VSS          | VDD12_CLK | VDD12_CLK | VDD12_CLK    | VDD12_CLK | VSS       | VSS            | VDD12_CLK     | VDD12_CLK | VDD12_CLK    | VDD12_CLK | VDD12_CLK | VDD12_CLK    | D |
| E | VDD12_CLK    | VSS       | VSS       | VSS          | DVDD      | DVDD      | VSS            | DVDD          | DVDD      | VSS          | VSS       | VSS       | VSS          | E |
| F | SYSREF+      | SYSREF-   | VSS       | VSS          | VSS       | VSS       | VSS            | VSS           | VSS       | VSS          | VSS       | CS        | VSS          | F |
| G | VSS          | VSS       | TX_ENABLE | IRQ          | DVDD      | DVDD      | DVDD           | DVDD          | SDIO      | SDO          | VSS       | VSS       | VSS          | G |
| H | SERDIN7+     | SERDIN7-  | VDD_1P2   | RESET        | IOVDD     | DVDD_1P2  | VSS            | DVDD_1P2      | IOVDD     | SCLK         | VDD_1P2   | SERDINO-  | SERDINO+     | H |
| J | VSS          | VSS       | VDD_1P2   | DNC          | DNC       | VSS       | VSS            | VSS           | SYNCOUT-  | SYNCOUT+     | VDD_1P2   | VSS       | VSS          | J |
| K | SERDIN6+     | SERDIN6-  | VTT_1P2   | SYNC_VDD_3P3 | DNC       | VSS       | PLL_CLK_VDD12  | PLL_LDO_VDD12 | DNC       | SYNC_VDD_3P3 | VTT_1P2   | SERDIN1-  | SERDIN1+     | K |
| L | VSS          | VSS       | VDD_1P2   | VDD_1P2      | VDD_1P2   | VSS       | DNC            | VSS           | VDD_1P2   | VDD_1P2      | VDD_1P2   | VSS       | VSS          | L |
| M | VSS          | VSS       | SERDIN5+  | VSS          | SERDIN4+  | VSS       | PLL_LDO_BYPASS | VSS           | SERDIN3+  | VSS          | SERDIN2+  | VSS       | VSS          | M |
| N | BIAS_VDD_1P2 | VSS       | SERDIN5-  | VSS          | SERDIN4-  | VSS       | VSS            | VSS           | SERDIN3-  | VSS          | SERDIN2-  | VSS       | BIAS_VDD_1P2 | N |

█ -1.2V ANALOG SUPPLY      █ 1.2V DAC CLK SUPPLY      █ DAC RF SIGNALS  
█ 2.5V ANALOG SUPPLY      █ SERDES INPUT      █ SYSREF±/SYNCOUT±  
█ 1.2V DAC SUPPLY      █ SERDES 3.3V VCO SUPPLY      █ CMOS I/O  
█ GROUND      █ SERDES 1.2V SUPPLY      █ IOVDD

DNC = DO NOT CONNECT.

1415004

Figure 4. 169-Ball CSP\_BGA Pin Configuration

Table 12. 169-Ball CSP\_BGA Pin Function Descriptions

| Pin No.   |            | Mnemonic | Description  |
|---|------------|----------|--|
| A1, A11, B2, B3, C2, C3, C4, C10, C11, C12, C13, D1, D6, D7, E2, E3, E4, E7, E10, E11, E12, E13, F3, F4, F5, F6, F7, F8, F9, F10, F11, F13, G1, G2, G12, G13, H7, J1, J2, J6, J7, J8, J12, J13, K6, L1, L2, L6, L8, L12, L13, M1, M2, M4, M6, M8, M10, M12, M13, N2, N4, N6, N7, N8, N10, N12 | VSS        |          | Supply Return. Connect these pins to ground.                                 |
| A2, A4, A9, B5, B8, B13, C6, C7   | VNEG_N1P2  |          | -1.2 V Analog Supply Voltage.  |
| A3, A5, A8, A10, B4, B6, B7, B9, B12, C5, C8  | VDD25_DAC  |          | 2.5 V Analog Supply Voltage.   |
| A6  | OUTPUT-    |          | DAC Negative Current Output.   |
| A7  | OUTPUT+    |          | DAC Positive Current Output.   |
| A12   | ISET       |          | Reference Current. Connect this pin to VNEG_N1P2 with a 9.6 kΩ resistor.     |
| A13   | VREF       |          | 1.2 V Reference Input/Output. Connect this pin to VSS with a 1 μF capacitor. |
| B1, C1  | CLK+, CLK- |          | Positive and Negative DAC Clock Inputs.                                      |
| B10, B11  | VDD12A     |          | 1.2 V Analog Supply Voltage.   |
| C9  | VBG_NEG    |          | -1.2 V Reference. Connect this pin to VNEG_N1P2 with a 0.1 μF capacitor.     |
| D2, D3, D4, D5, D8, D9, D10, D11, D12, D13, E1  | VDD12_CLK  |          | 1.2 V Clock Supply Voltage.  |
| E5, E6, E8, E9, G5, G6, G7, G8, G9  | DVDD       |          | 1.2 V Digital Supply Voltage.  |

| Pin No.                                    | Mnemonic  | Description   |
|--|---|---|
| F1, F2                                     | SYSREF+, SYSREF-  | System Reference Positive and Negative Inputs. These pins are self biased for ac coupling. They can be ac-coupled or dc-coupled.  |
| F12  | $\overline{\text{CS}}$  | Serial Port Chip Select Bar (Active Low) Input. CMOS levels on this pin are determined with respect to IOVDD.   |
| G3   | TX_ENABLE   | Transmit Enable Input. This pin can be used instead of the DAC output bias power-down bits in Register 0x040, Bits[1:0] to enable the DAC output. CMOS levels are determined with respect to IOVDD. |
| G4   | $\overline{\text{IRQ}}$                                       | Interrupt Request Output (Active Low, Open Drain).  |
| G10  | SDIO  | Serial Port Data Input/Output. CMOS levels on this pin are determined with respect to IOVDD.  |
| G11  | SDO   | Serial Port Data Output. CMOS levels on this pin are determined with respect to IOVDD.  |
| H10  | SCLK  | Serial Port Data Clock. CMOS levels on this pin are determined with respect to IOVDD.   |
| H3, H11, J3, J11, L3, L4, L5, L9, L10, L11 | VDD_1P2   | 1.2 V SERDES Digital Supply.  |
| H4   | $\overline{\text{RESET}}$                                     | Reset Bar (Active Low) Input. CMOS levels on this pin are determined with respect to IOVDD.   |
| H5, H9                                     | IOVDD   | Supply Voltage for CMOS Input/Output and SPI. Operational for 1.8 V to 3.3 V (see Table 1 for details).   |
| H6, H8                                     | DVDD_1P2  | 1.2 V SERDES Digital Supply Voltage.  |
| H1, H2                                     | SERDIN7+, SERDIN7-  | SERDES Lane 7 Positive and Negative Inputs.   |
| K1, K2                                     | SERDIN6+, SERDIN6-  | SERDES Lane 6 Positive and Negative Inputs.   |
| M3, N3                                     | SERDIN5+, SERDIN5-  | SERDES Lane 5 Positive and Negative Inputs.   |
| M5, N5                                     | SERDIN4+, SERDIN4-  | SERDES Lane 4 Positive and Negative Inputs.   |
| M9, N9                                     | SERDIN3+, SERDIN3-  | SERDES Lane 3 Positive and Negative Inputs.   |
| M11, N11                                   | SERDIN2+, SERDIN2-  | SERDES Lane 2 Positive and Negative Inputs.   |
| K12, K13                                   | SERDIN1-, SERDIN1+  | SERDES Lane 1 Negative and Positive Inputs.   |
| H12, H13                                   | SERDINO-, SERDINO+  | SERDES Lane 0 Negative and Positive Inputs.   |
| J4, J5, K5, K9, L7                         | DNC   | Do Not Connect. Do not connect to these pins.   |
| J9, J10                                    | $\overline{\text{SYNCOUNT-}}$ , $\overline{\text{SYNCOUNT+}}$ | Negative and Positive LVDS Sync (Active Low) Output Signals.  |
| K3, K11                                    | VTT_1P2   | 1.2 V SERDES $V_{TT}$ Digital Supply Voltage.   |
| K4, K10                                    | SYNC_VDD_3P3  | 3.3 V SERDES Sync Supply Voltage.   |
| K7   | PLL_CLK_VDD12   | 1.2 V SERDES PLL Clock Supply Voltage.  |
| K8   | PLL_LDO_VDD12   | 1.2 V SERDES PLL Supply.  |
| M7   | PLL_LDO_BYPASS  | 1.2 V SERDES PLL Supply Voltage Bypass.   |
| N1, N13                                    | BIAS_VDD_1P2  | 1.2 V SERDES Supply Voltage.  |

## TYPICAL PERFORMANCE CHARACTERISTICS

### STATIC LINEARITY

$I_{OUTFS} = 40\text{ mA}$ , nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 5. INL,  $I_{OUTFS} = 20\text{ mA}$




Figure 8. DNL,  $I_{OUTFS} = 20\text{ mA}$




Figure 6. INL,  $I_{OUTFS} = 30\text{ mA}$




Figure 9. DNL,  $I_{OUTFS} = 30\text{ mA}$




Figure 7. INL,  $I_{OUTFS} = 40\text{ mA}$




Figure 10. DNL,  $I_{OUTFS} = 40\text{ mA}$

## AC PERFORMANCE (NRZ MODE)

$I_{OUTFS} = 40$  mA,  $f_{DAC} = 5.0$  GSPS, nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 11. Single-Tone Spectrum at  $f_{OUT} = 70$  MHz




Figure 14. Single-Tone Spectrum at  $f_{OUT} = 2000$  MHz




Figure 12. Single-Tone Spectrum at  $f_{OUT} = 70$  MHz (FIR85 Enabled)




Figure 15. Single-Tone Spectrum at  $f_{OUT} = 2000$  MHz (FIR85 Enabled)




Figure 13. SFDR vs.  $f_{OUT}$  over  $f_{DAC}$




Figure 16. IMD vs.  $f_{OUT}$  over  $f_{DAC}$

$I_{OUTFS} = 40$  mA,  $f_{DAC} = 5.0$  GSPS, nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 17. SFDR vs.  $f_{OUT}$  over Digital Scale

14415-017




Figure 20. IMD vs.  $f_{OUT}$  over Digital Scale

14415-020




Figure 18. SFDR for In-Band Second Harmonic vs.  $f_{OUT}$  over Digital Scale

14415-018




Figure 21. SFDR vs.  $f_{OUT}$  over DAC  $I_{OUTFS}$

14415-021




Figure 19. SFDR for In-Band Third Harmonic vs.  $f_{OUT}$  over Digital Scale

14415-019




Figure 22. IMD vs.  $f_{OUT}$  over DAC  $I_{OUTFS}$

14415-022

$I_{OUTS} = 40$  mA,  $f_{DAC} = 5.0$  GSPS, nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 23. SFDR vs.  $f_{OUT}$  over Temperature

14415/023




Figure 26. W-CDMA NSD Measured at 70 MHz vs.  $f_{OUT}$  over  $f_{DAC}$

14415/225




Figure 24. Single-Tone NSD Measured at 70 MHz vs.  $f_{OUT}$  over  $f_{DAC}$

14415/024




Figure 27. W-CDMA NSD Measured at 10% Offset from  $f_{OUT}$  vs.  $f_{OUT}$  over  $f_{DAC}$

14415/225




Figure 25. Single-Tone NSD Measured at 10% Offset from  $f_{OUT}$  vs.  $f_{OUT}$  over  $f_{DAC}$

14415/224




Figure 28. IMD vs.  $f_{OUT}$  over Temperature

14415/026

I<sub>OUTS</sub> = 40 mA, f<sub>DAC</sub> = 5.0 GSPS, nominal supplies, T<sub>A</sub> = 25°C, unless otherwise noted.




Figure 29. Single-Tone NSD Measured at 70 MHz vs.  $f_{out}$  over Temperature




Figure 32. W-CDMA NSD Measured at 70 MHz vs.  $f_{out}$  over Temperature




Figure 30. Single-Tone NSD Measured at 10% Offset from  $f_{out}$  vs.  $f_{out}$  over Temperature




Figure 33. W-CDMA NSD Measured at 10% Offset from  $f_{out}$  vs.  $f_{out}$  over Temperature




Figure 31. Single-Carrier W-CDMA at 877.5 MHz




Figure 34. Two-Carrier W-CDMA at 875 MHz

$I_{OUTS} = 40$  mA,  $f_{DAC} = 5.0$  GSPS, nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 35. Single-Carrier, W-CDMA Adjacent Channel Leakage Ratio (ACLR) vs.  $f_{OUT}$  (First ACLR, Second ACLR)




Figure 38. Two-Carrier, W-CDMA ACLR vs.  $f_{OUT}$  (First ACLR, Second ACLR)




Figure 36. Single-Carrier, W-CDMA ACLR vs.  $f_{OUT}$  (Third ACLR, Fourth ACLR, Fifth ACLR)




Figure 39. Two-Carrier, W-CDMA ACLR vs.  $f_{OUT}$  (Third ACLR, Fourth ACLR, Fifth ACLR)




Figure 37. SSB Phase Noise vs. Offset over  $f_{OUT}$ ,  $f_{DAC} = 4000$  MSPS (Two Different DAC Clock Sources Used for Best Composite Curve)




Figure 40. SSB Phase Noise vs. Offset over  $f_{OUT}$ ,  $f_{DAC} = 6000$  MSPS

**AC (MIX-MODE)**

$I_{OUTFS} = 40 \text{ mA}$ ,  $f_{DAC} = 5.0 \text{ GSPS}$ , nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 41. Single-Tone Spectrum at  $f_{OUT} = 2350 \text{ MHz}$




Figure 44. Single-Tone Spectrum at  $f_{OUT} = 4000 \text{ MHz}$




Figure 42. Single-Tone Spectrum at  $f_{OUT} = 2350 \text{ MHz}$  (FIR85 Enabled)




Figure 45. Single-Tone Spectrum at  $f_{OUT} = 4000 \text{ MHz}$  (FIR85 Enabled)




Figure 43. Single-Tone NSD vs.  $f_{OUT}$




Figure 46. W-CDMA NSD vs.  $f_{OUT}$

$I_{OUTFS} = 40$  mA,  $f_{DAC} = 5.0$  GSPS, nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 47. SFDR vs.  $f_{OUT}$  over Digital Scale

14415-044




Figure 50. SFDR vs.  $f_{OUT}$  over DAC  $I_{OUTFS}$

14415-047




Figure 48. IMD vs.  $f_{OUT}$  over Digital Scale

14415-045




Figure 51. IMD vs.  $f_{OUT}$  over DAC  $I_{OUTFS}$

14415-048




Figure 49. SFDR vs.  $f_{OUT}$  over  $f_{DAC}$

14415-046




Figure 52. IMD vs.  $f_{OUT}$  over  $f_{DAC}$

14415-049

$I_{OUTS} = 40 \text{ mA}$ ,  $f_{DAC} = 5.0 \text{ GSPS}$ , nominal supplies,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 53. Single-Carrier W-CDMA at 1887.5 MHz




Figure 56. Four-Carrier W-CDMA at 1980 MHz




Figure 54. Single-Carrier, W-CDMA ACLR vs.  $f_{out}$  (First ACLR, Second ACLR)




Figure 57. Four-Carrier, W-CDMA ACLR vs.  $f_{out}$  (First ACLR, Second ACLR)




Figure 55. Single-Carrier, W-CDMA ACLR vs.  $f_{out}$  (Third ACLR, Fourth ACLR, Fifth ACLR)




Figure 58. Four-Carrier, W-CDMA ACLR vs.  $f_{out}$  (Third ACLR, Fourth ACLR, Fifth ACLR)

**DOCSIS PERFORMANCE (NRZ MODE)**

$I_{OUTFS} = 40$  mA,  $f_{DAC} = 3.076$  GSPS, nominal supplies, FIR85 enabled,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 59. Single Carrier at 70 MHz Output




Figure 62. Single Carrier at 70 MHz Output (Shuffle On)




Figure 60. Four Carriers at 70 MHz Output




Figure 63. Four Carriers at 70 MHz Output (Shuffle On)




Figure 61. Eight Carriers at 70 MHz Output




Figure 64. Eight Carriers at 70 MHz Output (Shuffle On)

$I_{OUTFS} = 40$  mA,  $f_{DAC} = 3.076$  GSPS, nominal supplies, FIR85 enabled,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 65. Single Carrier at 950 MHz Output




Figure 68. Single Carrier at 950 MHz Output (Shuffle On)




Figure 66. Four Carriers at 950 MHz Output




Figure 69. Four Carriers at 950 MHz Output (Shuffle On)




Figure 67. Eight Carriers at 950 MHz Output




Figure 70. Eight Carriers at 950 MHz Output (Shuffle On)

$I_{OUTFS} = 40$  mA,  $f_{DAC} = 3.076$  GSPS, nominal supplies, FIR85 enabled,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.




Figure 71. In-Band Second Harmonic vs.  $f_{out}$  Performance for One DOCSIS Carrier

14415-064




Figure 74. In-Band Third Harmonic vs.  $f_{out}$  Performance for One DOCSIS Carrier

14415-067




Figure 72. In-Band Second Harmonic vs.  $f_{out}$  Performance for Four DOCSIS Carriers

14415-065




Figure 75. In-Band Third Harmonic vs.  $f_{out}$  Performance for Four DOCSIS Carriers

14415-068




Figure 73. In-Band Second Harmonic vs.  $f_{out}$  Performance for Eight DOCSIS Carriers

14415-066




Figure 76. In-Band Third Harmonic vs.  $f_{out}$  Performance for Eight DOCSIS Carriers

14415-069