



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Data Sheet
AD9208
FEATURES


JESD204B (Subclass 1) coded serial digital outputs
Support for lane rates up to 16 Gbps per lane
1.65 W total power per channel at 3 GSPS (default settings)
Performance at -2 dBFS amplitude, 2.6 GHz input
 SFDR = 70 dBFS
 SNR = 57.2 dBFS
Performance at -9 dBFS amplitude, 2.6 GHz input
 SFDR = 78 dBFS
 SNR = 59.5 dBFS
Integrated input buffer
Noise density = -152 dBFS/Hz
0.975 V, 1.9 V, and 2.5 V dc supply operation
9 GHz analog input full power bandwidth (-3 dB)
Amplitude detect bits for efficient AGC implementation

2 integrated, wideband digital processors per channel

48-bit NCO
4 cascaded half-band filters
Phase coherent NCO switching
Up to 4 channels available
Serial port control
 Integer clock with divide by 2 and divide by 4 options
 Flexible JESD204B lane configurations
On-chip dither

APPLICATIONS

Diversity multiband and multimode digital receivers
3G/4G, TD-SCDMA, W-CDMA, and GSM, LTE, LTE-A
Electronic test and measurement systems
Phased array radar and electronic warfare
DOCSIS 3.0 CMTS upstream receive paths
HFC digital reverse path receivers


Figure 1.

15547-001

Rev. 0
Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 ©2017 Analog Devices, Inc. All rights reserved.
 Technical Support www.analog.com

TABLE OF CONTENTS

Features	1	DDC Complex to Real Conversion	57
Applications.....	1	DDC Mixed Decimation Settings	58
Functional Block Diagram	1	DDC Example Configurations	59
Revision History	3	DDC Power Consumption.....	63
General Description.....	4	Signal Monitor	64
Specifications.....	5	SPORT over JESD204B.....	65
DC Specifications	5	Digital Outputs	67
AC Specifications.....	6	Introduction to the JESD204B Interface	67
Digital Specifications	7	JESD204B Overview	67
Switching Specifications	9	Functional Overview	68
Timing Specifications	10	JESD204B Link Establishment	68
Absolute Maximum Ratings.....	12	Physical Layer (Driver) Outputs	70
Thermal Resistance	12	$f_s \times 4$ Mode	71
ESD Caution.....	12	Setting Up the AD9208 digital interface.....	72
Pin Configuration and Function Descriptions.....	13	Deterministic Latency.....	78
Typical Performance Characteristics	16	Subclass 0 Operation.....	78
Equivalent Circuits	22	Subclass 1 Operation.....	78
Theory of Operation	24	Multichip Synchronization.....	80
ADC Architecture	24	Normal Mode.....	80
Analog Input Considerations.....	24	Timestamp Mode	80
Voltage Reference	28	SYSREF Input.....	82
DC Offset Calibration.....	29	SYSREF± Setup/Hold Window Monitor.....	84
Clock Input Considerations	29	Latency.....	86
Power-Down/Standy Mode.....	31	End to End Total Latency.....	86
Temperature Diode	31	Example Latency Calculations.....	86
ADC Overrange and Fast Detect.....	33	LMFC Referenced Latency.....	86
ADC Overrange.....	33	Test Modes.....	88
Fast Threshold Detection (FD_A and FD_B)	33	ADC Test Modes	88
ADC Application Modes and JESD204B Tx Converter Mapping	34	JESD204B Block Test Modes	89
Programmable FIR filters	36	Serial Port Interface.....	91
Supported Modes.....	36	Configuration Using the SPI.....	91
Programming Instructions.....	38	Hardware Interface.....	91
Digital Downconverter (DDC).....	40	SPI Accessible Features.....	91
DDC I/Q Input Selection	40	Memory Map	92
DDC I/Q Output Selection	40	Reading the Memory Map Register Table.....	92
DDC General Description	40	Memory Map Register Details.....	93
DDC Frequency Translation.....	43	Applications Information	134
DDC Decimation Filters.....	51	Power Supply Recommendations.....	134
DDC Gain Stage	57	Layout Guidelines.....	135
		AVDD1_SR (Pin E7) and AGND (Pin E6 and Pin E8).....	135

Outline Dimensions.....	136
Ordering Guide	136

REVISION HISTORY

4/2017—Revision 0: Initial Version

GENERAL DESCRIPTION

The [AD9208](#) is a dual, 14-bit, 3 GSPS analog-to-digital converter (ADC). The device has an on-chip buffer and a sample-and-hold circuit designed for low power, small size, and ease of use. This product is designed to support communications applications capable of direct sampling wide bandwidth analog signals of up to 5 GHz. The –3 dB bandwidth of the ADC input is 9 GHz. The [AD9208](#) is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. The analog input and clock signals are differential inputs. The ADC data outputs are internally connected to four digital downconverters (DDCs) through a crossbar mux. Each DDC consists of up to five cascaded signal processing stages: a 48-bit frequency translator (numerically controlled oscillator (NCO)), and up to four half-band decimation filters. The NCO has the option to select preset bands over the general-purpose input/output (GPIO) pins, which enables the selection of up to three bands. Operation of the [AD9208](#) between the DDC modes is selectable via SPI-programmable profiles.

In addition to the DDC blocks, the [AD9208](#) has several functions that simplify the automatic gain control (AGC) function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect control bits in Register 0x0245 of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input. In addition to the fast detect outputs, the [AD9208](#) also offers signal monitoring

capability. The signal monitoring block provides additional information about the signal being digitized by the ADC.

The user can configure the Subclasss 1 JESD204B-based high speed serialized output in a variety of one-lane, two-lane, four-lane, and eight-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multidevice synchronization is supported through the SYSREF \pm and SYNCINB \pm input pins.

The [AD9208](#) has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using a 3-wire serial port interface (SPI).

The [AD9208](#) is available in a Pb-free, 196-ball BGA, specified over the –40°C to +85°C ambient temperature range. This product is protected by a U.S. patent.

Note that throughout this data sheet, multifunction pins, such as FD_A/GPIO_A0, are referred to either by the entire pin name or by a single function of the pin, for example, FD_A, when only that function is relevant.

PRODUCT HIGHLIGHTS

1. Wide, input –3 dB bandwidth of 9 GHz supports direct radio frequency (RF) sampling of signals up to about 5 GHz.
2. Four integrated, wideband decimation filter and NCO blocks supporting multiband receivers.
3. Fast NCO switching enabled through the GPIO pins.
4. A SPI controls various product features and functions to meet specific system requirements.
5. Programmable fast overrange detection and signal monitoring.
6. On-chip temperature diode for system thermal management.
7. 12 mm × 12 mm, 196-ball BGA.

SPECIFICATIONS

DC SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, input amplitude (A_{IN}) = -2.0 dBFS, L = 8, M = 2, F = 1, $-10^{\circ}\text{C} \leq T_J \leq +120^{\circ}\text{C}$,¹ unless otherwise noted. Typical specifications represent performance at $T_J = 70^{\circ}\text{C}$ ($T_A = 25^{\circ}\text{C}$).

Table 1.

Parameter	Min	Typ	Max	Unit
RESOLUTION	14			Bits
ACCURACY				
No Missing Codes		Guaranteed		
Offset Error		0		%FSR
Offset Matching		0		%FSR
Gain Error	-5.89	± 1	+5.89	%FSR
Gain Matching	-2.9	± 0.2	+2.9	%FSR
Differential Nonlinearity (DNL)	-0.63	± 0.4	+0.74	LSB
Integral Nonlinearity (INL)	-26	± 6	+21	LSB
TEMPERATURE DRIFT				
Offset Error		± 15		ppm/ $^{\circ}\text{C}$
Gain Error		440		ppm/ $^{\circ}\text{C}$
INTERNAL VOLTAGE REFERENCE	0.5			V
INPUT-REFERRED NOISE	5.6			LSB rms
ANALOG INPUTS				
Differential Input Voltage Range		1.7		V p-p
Common-Mode Voltage(V_{CM})	1.32	1.35	1.52	V
Differential Input Resistance		200		Ω
Differential Input Capacitance		0.25		pF
Differential Input Return Loss at 2.1 GHz ²		-7		dB
-3 dB Bandwidth		9		GHz
POWER SUPPLY				
AVDD1	0.95	0.975	1.0	V
AVDD2	1.85	1.9	1.95	V
AVDD3	2.44	2.5	2.56	V
AVDD1_SR	0.95	0.975	1.0	V
DVDD	0.95	0.975	1.0	V
DRVDD1	0.95	0.975	1.0	V
DRVDD2	1.85	1.9	1.95	V
SPIVDD	1.85	1.9	1.95	V
I_{AVDD1}		640	765	mA
I_{AVDD2}		790	885	mA
I_{AVDD3}		110	120	mA
I_{AVDD1_SR}		24	50	mA
I_{DVDD}		480	1020	mA
I_{DRVDD1} ³		320	590	mA
I_{DRVDD2}		30	35	mA
I_{SPIVDD}		1	5	mA
POWER CONSUMPTION				
Total Power Dissipation (Including Output Drivers) ⁴		3.3		W
Power-Down Dissipation		300		mW
Standby ⁵		1.65		mW

¹ The junction temperature (T_J) range of -10°C to $+120^{\circ}\text{C}$ translates to an ambient temperature (T_A) range of -40°C to $+85^{\circ}\text{C}$.

² For more information, see the Analog Input Considerations section.

³ All lanes running. Power dissipation on DRVDD1 changes with lane rate and number of lanes used.

⁴ Default mode. No DDCs used.

⁵ Can be controlled by the SPI.

AC SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, default SPI settings, $-10^{\circ}\text{C} \leq T_j \leq +120^{\circ}\text{C}$,¹ unless otherwise noted. Typical specifications represent performance at $T_j = 70^{\circ}\text{C}$ ($T_A = 25^{\circ}\text{C}$).

Table 2.

Parameter ²	$A_{IN} = -2 \text{ dBFS}$			$A_{IN} = -9 \text{ dBFS}$			Unit
	Min	Typ	Max	Min	Typ	Max	
NOISE DENSITY ³							
1.7 V p-p Setting			-152			-152	dBFS/Hz
2.04 V p-p Setting			-154			-154	dBFS/Hz
NOISE FIGURE			24.5			24.5	dB
SIGNAL-TO-NOISE RATIO (SNR)							
$f_{IN} = 255 \text{ MHz}$			60.2			60.2	dBFS
$f_{IN} = 255 \text{ MHz}$ (2.04 V p-p Setting)			61.4			61.8	dBFS
$f_{IN} = 765 \text{ MHz}$			59.8			60.2	dBFS
$f_{IN} = 900 \text{ MHz}$			59.5			60.2	dBFS
$f_{IN} = 1800 \text{ MHz}$			58.7			60.0	dBFS
$f_{IN} = 2100 \text{ MHz}$			58.2			59.8	dBFS
$f_{IN} = 2600 \text{ MHz}$	52.1	57.2				59.5	dBFS
$f_{IN} = 3950 \text{ MHz}$			55.1			58.6	dBFS
SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD)							
$f_{IN} = 255 \text{ MHz}$			59.7			60.0	dBFS
$f_{IN} = 255 \text{ MHz}$ (2.04 V p-p Setting)			60.0			61.5	dBFS
$f_{IN} = 765 \text{ MHz}$			58.8			60.0	dBFS
$f_{IN} = 900 \text{ MHz}$			58.6			59.9	dBFS
$f_{IN} = 1800 \text{ MHz}$			57.4			59.7	dBFS
$f_{IN} = 2100 \text{ MHz}$			56.7			59.4	dBFS
$f_{IN} = 2600 \text{ MHz}$	46.6	56.1				59.2	dBFS
$f_{IN} = 3950 \text{ MHz}$			52.8			58.2	dBFS
EFFECTIVE NUMBER OF BITS (ENOB)							
$f_{IN} = 255 \text{ MHz}$			9.6			9.7	Bits
$f_{IN} = 765 \text{ MHz}$			9.5			9.7	dBFS
$f_{IN} = 900 \text{ MHz}$			9.4			9.7	Bits
$f_{IN} = 1800 \text{ MHz}$			9.2			9.6	Bits
$f_{IN} = 2100 \text{ MHz}$			9.1			9.6	Bits
$f_{IN} = 2600 \text{ MHz}$	7.5	9.0				9.5	Bits
$f_{IN} = 3950 \text{ MHz}$			8.5			9.4	Bits
SPURIOUS-FREE DYNAMIC RANGE (SFDR), SECOND OR THIRD HARMONIC							
$f_{IN} = 255 \text{ MHz}$			71			78	dBFS
$f_{IN} = 255 \text{ MHz}$ (2.04 V p-p Setting)			65			83	dBFS
$f_{IN} = 765 \text{ MHz}$			71			79	dBFS
$f_{IN} = 900 \text{ MHz}$			71			78	dBFS
$f_{IN} = 1800 \text{ MHz}$			69			81	dBFS
$f_{IN} = 2100 \text{ MHz}$			67			73	dBFS
$f_{IN} = 2600 \text{ MHz}$	51	70				78	dBFS
$f_{IN} = 3950 \text{ MHz}$			58			73	dBFS

Parameter ²	$A_{IN} = -2 \text{ dBFS}$			$A_{IN} = -9 \text{ dBFS}$			Unit
	Min	Typ	Max	Min	Typ	Max	
WORST OTHER, EXCLUDING SECOND OR THIRD HARMONIC							
$f_{IN} = 255 \text{ MHz}$			-89			-90	dBFS
$f_{IN} = 255 \text{ MHz}$ (2.04 V p-p Setting)			-90			-90	dBFS
$f_{IN} = 765 \text{ MHz}$			-90			-89	dBFS
$f_{IN} = 900 \text{ MHz}$			-89			-90	dBFS
$f_{IN} = 1800 \text{ MHz}$			-81			-94	dBFS
$f_{IN} = 2100 \text{ MHz}$			-80			-98	dBFS
$f_{IN} = 2600 \text{ MHz}$	-75	-84				-90	dBFS
$f_{IN} = 3950 \text{ MHz}$			-80			-90	dBFS
TWO-TONE, THIRD-ORDER INTERMODULATION DISTORTION (IMD3)							
$f_{IN1} = 1.842 \text{ GHz}$, $f_{IN2} = 1.847 \text{ GHz}$, A_{IN1} and $A_{IN2} = -8.0 \text{ dBFS}$			-73				dBFS
$f_{IN1} = 1.842 \text{ GHz}$, $f_{IN2} = 1.847 \text{ GHz}$, A_{IN1} and $A_{IN2} = -15.0 \text{ dBFS}$						-87	dBFS
$f_{IN1} = 2.62 \text{ GHz}$, $f_{IN2} = 2.69 \text{ GHz}$, A_{IN1} and $A_{IN2} = -8.0 \text{ dBFS}$			-69				dBFS
$f_{IN1} = 2.62 \text{ GHz}$, $f_{IN2} = 2.69 \text{ GHz}$, A_{IN1} and $A_{IN2} = -15.0 \text{ dBFS}$						-88	dBFS
$f_{IN1} = 2.62 \text{ GHz}$, $f_{IN2} = 2.69 \text{ GHz}$, A_{IN1} and $A_{IN2} = -8.0 \text{ dBFS}$; Full-Scale Voltage (V_{FS}) = 1.13 V p-p			-75				dBFS
$f_{IN1} = 2.62 \text{ GHz}$, $f_{IN2} = 2.69 \text{ GHz}$, A_{IN1} and $A_{IN2} = -15.0 \text{ dBFS}$; $V_{FS} = 1.13 \text{ V p-p}$						-111	dBFS
CROSSTALK ⁴			>90			>90	dB
Overrange Condition ⁵			>90			>90	dB
ANALOG INPUT BANDWIDTH, FULL POWER ⁶			5			5	GHz

¹ The junction temperature (T_J) range of -10°C to $+120^\circ\text{C}$ translates to an ambient temperature (T_A) range of -40°C to $+85^\circ\text{C}$.

² See the [AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation](#), for definitions and for details on how these tests were completed.

³ Noise density is measured at a low analog input frequency (30 MHz).

⁴ Crosstalk is measured at 950 MHz with a -1.0 dBFS analog input on one channel, and no input on the adjacent channel.

⁵ The overrange condition is specified with 3 dB of the full-scale input range.

⁶ Full power bandwidth is the bandwidth of operation in which proper ADC performance can be achieved.

DIGITAL SPECIFICATIONS

$AVDD1 = 0.975 \text{ V}$, $AVDD1_SR = 0.975 \text{ V}$, $AVDD2 = 1.9 \text{ V}$, $AVDD3 = 2.5 \text{ V}$, $DVDD = 0.975 \text{ V}$, $DRVDD1 = 0.975 \text{ V}$, $DRVDD2 = 1.9 \text{ V}$, $SPIVDD = 1.9 \text{ V}$, specified maximum sampling rate, 1.7 V p-p full-scale differential input, $A_{IN} = -2.0 \text{ dBFS}$, $L = 8$, $M = 2$, $F = 1$, $-10^\circ\text{C} \leq T_J \leq +120^\circ\text{C}$,¹ unless otherwise noted. Typical specifications represent performance at $T_J = 70^\circ\text{C}$ ($T_A = 25^\circ\text{C}$).

Table 3.

Parameter	Min	Typ	Max	Unit
CLOCK INPUTS (CLK+, CLK-)				
Logic Compliance			LVDS/LVPECL	
Differential Input Voltage	300	800	1800	mV p-p
Input Common-Mode Voltage		0.675		V
Input Resistance (Differential)		106		Ω
Input Capacitance		0.9		pF
Differential Input Return Loss at 3 GHz ²		-9.4		dB
SYSTEM REFERENCE (SYSREF) INPUTS (SYSREF+, SYSREF-)				
Logic Compliance			LVDS/LVPECL	
Differential Input Voltage	400	800	1800	mV p-p
Input Common-Mode Voltage		0.675	2.0	V
Input Resistance (Differential)		18		$k\Omega$
Input Capacitance (Differential)		1		pF
LOGIC INPUTS (SDIO, SCLK, CSB, PDWN/STBY, FD_A/GPIO_A0, FD_B/GPIO_B0, GPIO_A1, GPIO_B1)				
Logic Compliance			CMOS	
Logic 1 Voltage	0.65 \times SPIVDD			V
Logic 0 Voltage	0		0.35 \times SPIVDD	V
Input Resistance		30		$k\Omega$

Parameter	Min	Typ	Max	Unit
LOGIC OUTPUTS (SDIO, FD_A, FD_B)				
Logic Compliance		CMOS		
Logic 1 Voltage ($I_{OH} = 4$ mA)	SPIVDD – 0.45V			V
Logic 0 Voltage ($I_{OL} = 4$ mA)	0		0.45	V
SYNCIN INPUT (SYNCINB+/SYNCINB–)		LVDS/LVPECL		
Logic Compliance	400	800	1800	mV p-p
Differential Input Voltage		0.675	2.0	V
Input Common-Mode Voltage		18		kΩ
Input Resistance (Differential)		1		pF
Input Capacitance				
SYNCINB+ INPUT		CMOS		
Logic Compliance	0.9 × DRVDD1		2 × DRVDD1	V
Logic 1 Voltage			0.1 × DRVDD1	V
Logic 0 Voltage		2.6		kΩ
Input Resistance				
DIGITAL OUTPUTS (SERDOUTx±, x = 0 TO 7)		SST		
Logic Compliance	360	560	770	mV p-p
Differential Output Voltage	80	100	120	Ω
Differential Termination Impedance				

¹ The junction temperature (T_J) range of –10°C to +120°C translates to an ambient temperature (T_A) range of –40°C to +85°C.

² Reference impedance = 100 Ω.

SWITCHING SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, $A_{IN} = -2.0$ dBFS, default SPI settings, $-10^{\circ}\text{C} \leq T_J \leq +120^{\circ}\text{C}$,¹ unless otherwise noted. Typical specifications represent performance at $T_J = 70^{\circ}\text{C}$ ($T_A = 25^{\circ}\text{C}$).

Table 4.

Parameter	Min	Typ	Max	Unit
CLOCK				
Clock Rate (at CLK+/CLK– Pins)		3	6	GHz
Sample Rate ²	2500	3000	3100	MSPS
Clock Pulse Width High	161.29	166.67	192.31	ps
Clock Pulse Width Low	161.29	166.67	192.31	ps
OUTPUT PARAMETERS				
Unit Interval (UI) ³	62.5	66.67	592.6	ps
Rise Time (t_R) (20% to 80% into 100 Ω Load)		26		ps
Fall Time (t_F) (20% to 80% into 100 Ω Load)		26		ps
Phase-Locked Loop (PLL) Lock Time		5		ms
Data Rate per Channel (Nonreturn to Zero) ⁴	1.6875	15	16	Gbps
LATENCY ⁵				
Pipeline Latency ⁶		75		Clock cycles
Fast Detect Latency		26		Clock cycles
WAKE-UP TIME				
Standby		400		μs
Power-Down		15		ms
NCO CHANNEL SELECTION TO OUTPUT			8	Clock cycles
APERTURE				
Aperture Delay (t_A)		250		ps
Aperture Uncertainty (Jitter, t_J)		55		fs rms
Out of Range Recovery Time		1		Clock cycles

¹ The junction temperature (T_J) range of -10°C to $+120^{\circ}\text{C}$ translates to an ambient temperature (T_A) range of -40°C to $+85^{\circ}\text{C}$.

² The maximum sample rate is the clock rate after the divider.

³ Baud rate = $1/\text{UI}$. A subset of this range can be supported.

⁴ Default L = 8. This number can be changed based on the sample rate and decimation ratio.

⁵ No DDCs used. L = 8, M = 2, and F = 1.

⁶ Refer to the Latency section for more details.

TIMING SPECIFICATIONS

Table 5.

Parameter	Description	Min	Typ	Max	Unit
CLK+ to SYSREF+ TIMING REQUIREMENTS					
t_{SU_SR}	Device clock to SYSREF+ setup time			-65	ps
t_{H_SR}	Device clock to SYSREF+ hold time			95	ps
SPI TIMING REQUIREMENTS					
t_{DS}	Setup time between the data and the rising edge of SCLK	2			ns
t_{DH}	Hold time between the data and the rising edge of SCLK	2			ns
t_{CLK}	Period of the SCLK	40			ns
t_s	Setup time between CSB and SCLK	2			ns
t_H	Hold time between CSB and SCLK	2			ns
t_{HIGH}	Minimum period that SCLK must be in a logic high state	10			ns
t_{LOW}	Minimum period that SCLK must be in a logic low state	10			ns
t_{ACCESS}	Maximum time delay between the falling edge of SCLK and output data valid for a read operation	6	10		ns
t_{DIS_SDIO}	Time required for the SDIO pin to switch from an output to an input, relative to the SCLK rising edge (not shown in Figure 4)	10			ns

Timing Diagrams




Figure 2. Data Output Timing Diagram

15547-002



Figure 3. SYSREF \pm Setup and Hold Timing Diagram

Figure 4. SPI Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter	Rating
Electrical	
AVDD1 to AGND	1.05 V
AVDD1_SR to AGND	1.05 V
AVDD2 to AGND	2.0 V
AVDD3 to AGND	2.70 V
DVDD to DGND	1.05 V
DRVDD1 to DRGND	1.05 V
DRVDD2 to DRGND	2.0 V
SPIVDD to DGND	2.0 V
AGND to DRGND	-0.3 V to +0.3 V
AGND to DGND	-0.3 V to +0.3 V
DGND to DRGND	-0.3 V to +0.3 V
VIN±x to AGND	AGND - 0.3 V to AVDD3 + 0.3 V
CLK± to AGND	AGND - 0.3 V to AVDD1 + 0.3 V
SCLK, SDIO, CSB to DGND	DGND - 0.3 V to SPIVDD + 0.3 V
PDWN/STBY to DGND	DGND - 0.3 V to SPIVDD + 0.3 V
SYSREF± to AGND	2.5 V
SYNCINB± to DRGND	2.5 V
Junction Temperature Range (T_j)	-40°C to +125°C
Storage Temperature Range, Ambient (T_A)	-65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required. θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction to case thermal resistance.

Table 7. Thermal Resistance

Package Type	θ_{JA}	θ_{JC_TOP}	Ψ_{JB}	Ψ_{JT}	Unit
BP-196-4 ¹	16.26	1.4	5.44	1.68	°C/W

¹ Test Condition 1: Thermal impedance simulated values are based on JEDEC 2S2P thermal test board with 190 thermal vias. See JEDEC JESD51.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

AD9208														
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	AVDD2	AVDD2	AVDD1	AVDD1 ¹	AVDD1 ¹	AGND ¹	CLK+	CLK-	AGND ¹	AVDD1 ¹	AVDD1 ¹	AVDD1	AVDD2	AVDD2
B	AVDD2	AVDD2	AVDD1	AVDD1 ¹	AGND	AGND ¹	AGND ¹	AGND ¹	AGND ¹	AGND	AVDD1 ¹	AVDD1	AVDD2	AVDD2
C	AVDD2	AVDD2	AVDD1	AGND	AGND	AGND ¹	AGND ¹	AGND ¹	AGND ¹	AGND	AGND	AVDD1	AVDD2	AVDD2
D	AVDD3	AGND	AGND	AGND	AGND	AGND	AGND ¹	AGND ¹	AGND	AGND	AGND	AGND	AGND	AVDD3
E	VIN-B	AGND	AGND	AGND	AGND	AGND ²	AVDD1_SR	AGND ²	AGND	AGND	AGND	AGND	AGND	VIN-A
F	VIN+B	AGND	AGND	AGND	AGND	AGND	SYSREF+	SYSREF-	AGND	AGND	AGND	AGND	AGND	VIN+A
G	AVDD3	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AVDD3
H	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	VREF	AGND	AGND	AGND	AGND	AGND
J	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND	AGND
K	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³	AGND ³
L	DGND	GPIO_B1	SPIVDD	FD_B/ GPIO_B0	CSB	SCLK	SDIO	PDWN/ STBY	FD_A/ GPIO_A0	SPIVDD	GPIO_A1	DGND	DGND	DGND
M	DGND	DGND	DRGND	DRGND	DRVDD1	DRVDD1	DRVDD1	DRVDD1	DRGND	DRGND	DRVDD1	DRGND	DRVDD2	DVDD
N	DVDD	DVDD	DRGND	SERDOUT7+	SERDOUT6+	SERDOUT5+	SERDOUT4+	SERDOUT3+	SERDOUT2+	SERDOUT1+	SERDOUT0+	DRGND	SYNCINB+	DVDD
P	DVDD	DVDD	DRGND	SERDOUT7-	SERDOUT6-	SERDOUT5-	SERDOUT4-	SERDOUT3-	SERDOUT2-	SERDOUT1-	SERDOUT0-	DRGND	SYNCINB-	DVDD

¹DENOTES CLOCK DOMAIN.²DENOTES SYSREF± DOMAIN.³DENOTES ISOLATION DOMAIN.

15547-005

Figure 5. Pin Configuration (Top View)

Table 8. Pin Function Descriptions¹

Pin No.	Mnemonic	Type	Description
Power Supplies A3, A12, B3, B12, C3, C12 A4, A5, A10, A11, B4, B11	AVDD1 AVDD1 ²	Power Power	Analog Power Supply (0.975 V Nominal). Analog Power Supply for the Clock Domain (0.975 V Nominal).
A1, A2, A13, A14, B1, B2, B13, B14, C1, C2, C13, C14	AVDD2	Power	Analog Power Supply (1.9 V Nominal).
D1, D14, G1, G14	AVDD3	Power	Analog Power Supply (2.5 V Nominal).
E7	AVDD1_SR	Power	Analog Power Supply for SYSREF± (0.975 V Nominal).
L3, L10	SPIVDD	Power	Digital Power Supply for SPI (1.9 V Nominal).
M14, N1, N2, N14, P1, P2, P14	DVDD	Power	Digital Power Supply (0.975 V Nominal).
M5 to M8, M11	DRVDD1	Power	Digital Driver Power Supply (0.975 V Nominal).
M13	DRVDD2	Power	Digital Driver Power Supply (1.9 V Nominal).
B5, B10, C4, C5, C10, C11, D2 to D6, D9 to D13, E2 to E5, E9 to E13, F2 to F6, F9 to F13, G2 to G13, H1 to H9, H11 to H14, J1 to J14	AGND	Ground	Analog Ground. These pins connect to the analog ground plane.
A6, A9, B6 to B9, C6 to C9, D7, D8	AGND ²	Ground	Ground Reference for the Clock Domain.
E6, E8	AGND ³	Ground	Ground Reference for SYSREF±.
K1 to K14	AGND ⁴	Ground	Isolation Ground.
L1, L12 to L14, M1, M2	DGND	Ground	Digital Control Ground Supply. These pins connect to the digital ground plane.
M3, M4, M9, M10, M12, N3, N12, P3, P12	DRGND	Ground	Digital Driver Ground Supply. These pins connect to the digital driver ground plane.
Analog E1, F1 E14, F14 A7, A8 H10	VIN-B, VIN+B VIN-A, VIN+A CLK+, CLK- VREF	Input Input Input Input/DNC	ADC B Analog Input Complement/True. ADC A Analog Input Complement/True. Clock Input True/Complement. 0.50 V Reference Voltage Input/Do Not Connect. This pin is configurable through the SPI as a no connect or an input. Do not connect this pin if using the internal reference. This pin requires a 0.50 V reference voltage input if using an external voltage reference source.
CMOS Inputs/Outputs L2 L4 L9 L11	GPIO_B1 FD_B/GPIO_B0 FD_A/GPIO_A0 GPIO_A1	Input/output Input/output Input/output Input/output	GPIO B1. Fast Detect Outputs for Channel B/GPIO B0. Fast Detect Outputs for Channel A/GPIO A0. GPIO A1.
Digital Inputs F7, F8	SYSREF+, SYSREF-	Input	Active High JESD204B LVDS System Reference Input True/Complement.
N13 P13	SYNCINB+ SYNCINB-	Input Input	Active Low JESD204B LVDS/CMOS Sync Input True. Active Low JESD204B LVDS Sync Input Complement.
Data Outputs N4, P4 N5, P5 N6, P6 N7, P7 N8, P8 N9, P9 N10, P10 N11, P11	SERDOUT7+, SERDOUT7- SERDOUT6+, SERDOUT6- SERDOUT5+, SERDOUT5- SERDOUT4+, SERDOUT4- SERDOUT3+, SERDOUT3- SERDOUT2+, SERDOUT2- SERDOUT1+, SERDOUT1- SERDOUT0+, SERDOUT0-	Output Output Output Output Output Output Output Output	Lane 7 Output Data True/Complement. Lane 6 Output Data True/Complement. Lane 5 Output Data True/Complement. Lane 4 Output Data True/Complement. Lane 3 Output Data True/Complement. Lane 2 Output Data True/Complement. Lane 1 Output Data True/Complement. Lane 0 Output Data True/Complement.

Pin No.	Mnemonic	Type	Description
Digital Controls			
L8	PDWN/STBY	Input	Power-Down Input (Active High). The operation of this pin depends on the SPI mode and can be configured as power-down or standby.
L5	CSB	Input	SPI Chip Select (Active Low).
L6	SCLK	Input	SPI Serial Clock.
L7	SDIO	Input/output	SPI Serial Data Input/Output.

¹ See the Theory of Operation section and the Applications Information section for more information on isolating the planes for optimal performance.


² Denotes clock domain.

³ Denotes SYSREF± domain.


⁴ Denotes isolation domain.

TYPICAL PERFORMANCE CHARACTERISTICS


AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V, SPIVDD = 1.9 V, sampling rate = 3000 MHz, 1.7 V p-p full-scale differential input, DDC decimation rate = 8, default buffer current settings, $T_A = 25^\circ\text{C}$, 128,000 fast Fourier transform (FFT) sample, unless otherwise noted. See Table 10 for the recommended settings.




15547-006




15547-009




15547-007



15547-010



15547-008



15547-011




Figure 12. Single-Tone FFT at $f_{IN} = 2100 \text{ MHz}$, $A_{IN} = -9 \text{ dBFS}$




Figure 15. Single-Tone FFT at $f_{IN} = 3957 \text{ MHz}$




Figure 13. Single-Tone FFT at $f_{IN} = 2600 \text{ MHz}$




Figure 16. Single-Tone FFT at $f_{IN} = 3957 \text{ MHz}$, $A_{IN} = -9 \text{ dBFS}$




Figure 14. Single-Tone FFT at $f_{IN} = 2600 \text{ MHz}$, $A_{IN} = -9 \text{ dBFS}$




Figure 17. SNR vs. Input Frequency (f_{IN}); $A_{IN} = -2 \text{ dBFS}$ and -9 dBFS




Figure 18. SFDR vs. Input Frequency (f_{IN}); $A_{IN} = -2$ dBFS and -9 dBFS




Figure 19. HD2 vs. Input Frequency (f_{IN}); $A_{IN} = -2$ dBFS and -9 dBFS




Figure 20. HD3 vs. Input Frequency (f_{IN}); $A_{IN} = -2$ dBFS and -9 dBFS




Figure 21. Two-Tone FFT; $f_{IN1} = 1821.5$ MHz, $f_{IN2} = 1831.5$ MHz; A_{IN1} and $A_{IN2} = -8$ dBFS




Figure 22. Two-Tone FFT; $f_{IN1} = 1821.5$ MHz, $f_{IN2} = 1831.5$ MHz; A_{IN1} and $A_{IN2} = -15$ dBFS




Figure 23. Two-Tone FFT; $f_{IN1} = 2621.5$ MHz, $f_{IN2} = 2631.5$ MHz; A_{IN1} and $A_{IN2} = -8$ dBFS




Figure 24. Two-Tone FFT; $f_{IN1} = 2621.5$ MHz, $f_{IN2} = 2631.5$ MHz;
A_{IN1} and A_{IN2} = -15 dBFS

15547-024




Figure 27. Two-Tone FFT; $f_{IN1} = 1800$ MHz, $f_{IN2} = 2100$ MHz
 $f_{CLK} = 2.94912$ GHz; Decimation Ratio = 8, NCO Frequency = 1874.28 MHz

15547-227




Figure 25. Two-Tone FFT; $f_{IN1} = 2621.5$ MHz, $f_{IN2} = 2631.5$ MHz;
Full-Scale Voltage = 1.1 Vp-p; A_{IN1} and A_{IN2} = -8 dBFS

15547-025




Figure 28. Two-Tone FFT; $f_{IN1} = 1800$ MHz, $f_{IN2} = 2100$ MHz
 $f_{CLK} = 2.94912$ GHz; Decimation Ratio = 8, NCO Frequency = 2176.92 MHz

15547-228




Figure 26. Two-Tone FFT; $f_{IN1} = 2621.5$ MHz, $f_{IN2} = 2631.5$ MHz;
Full-Scale Voltage = 1.1 Vp-p; A_{IN1} and A_{IN2} = -15 dBFS

15547-026










Figure 29. Two-Tone SFDR/IMD3 vs. Input Amplitude (A_{IN}) with
 $f_{IN1} = 1821.5$ MHz, $f_{IN2} = 1831.5$ MHz

15547-229





Figure 36. SNR vs. Sample Frequency (f_s), $f_{IN} = 1.8 \text{ GHz}$; $A_{IN} = -2 \text{ dBFS}$ and -9 dBFS 

Figure 39. Input Bandwidth (See Figure 55 for the Input Configuration)
















Figure 37. SFDR vs. Sample Frequency (f_s), $f_{IN} = 1.8 \text{ GHz}$; $A_{IN} = -2 \text{ dBFS}$ and -9 dBFS 

Figure 40. Input Referred Noise Histogram

Figure 38. Power Dissipation vs. Sample Frequency (f_s), $f_{IN} = 1.8 \text{ GHz}$; $A_{IN} = -2 \text{ dBFS}$

EQUIVALENT CIRCUITS





THEORY OF OPERATION

The AD9208 has two analog input channels and up to eight JESD204B output lane pairs. The ADC samples wide bandwidth analog signals of up to 5 GHz. The actual -3 dB roll-off of the analog inputs is 9 GHz. The AD9208 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

The AD9208 has several functions that simplify the AGC function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect output bits of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input.

The Subclass 1 JESD204B-based high speed serialized output data lanes can be configured in one-lane ($L = 1$), two-lane ($L = 2$), four-lane ($L = 4$), and eight-lane ($L = 8$) configurations, depending on the sample rate and the decimation ratio. Multiple device synchronization is supported through the SYSREF \pm and SYNCINB \pm input pins. The SYSREF \pm pin in the AD9208 can also be used as a timestamp of data as it passes through the ADC and out of the JESD204B interface.

ADC ARCHITECTURE

The architecture of the AD9208 consists of an input buffered pipelined ADC. The input buffer provides a termination impedance to the analog input signal. This termination impedance is set to $200\ \Omega$. The equivalent circuit diagram of the analog input termination is shown in Figure 29. The input buffer is optimized for high linearity, low noise, and low power across a wide bandwidth.

The input buffer provides a linear high input impedance (for ease of drive) and reduces kickback from the ADC. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample; at the same time, the remaining stages operate with the preceding samples. Sampling occurs on the rising edge of the clock.

ANALOG INPUT CONSIDERATIONS

The analog input to the AD9208 is a differential buffer. The internal common-mode voltage of the buffer is 1.35 V. The clock signal alternately switches the input circuit between sample mode and hold mode.

Either a differential capacitor or two single-ended capacitors (or a combination of both) can be placed on the inputs to provide a matching passive network. These capacitors ultimately create a low-pass filter that limits unwanted broadband noise. For more information, refer to the *Analog Dialogue* article “[Transformer-Coupled Front-End for Wideband A/D Converters](#)”

(Volume 39, April 2005). In general, the precise front-end network component values depend on the application.

Figure 53 shows the differential input return loss curve for the analog inputs across a frequency range of 100 MHz to 10 GHz. The reference impedance is $100\ \Omega$.




Figure 53. Differential Input Return Loss

15547/254

For best dynamic performance, the source impedances driving VIN $+$ x and VIN $-$ x must be matched such that common-mode settling errors are symmetrical. These errors are reduced by the common-mode rejection of the ADC. An internal reference buffer creates a differential reference that defines the span of the ADC core.

Maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. For the AD9208, the available span is programmable through the SPI port from 1.13 V p-p to 2.04 V p-p differential, with 1.7 V p-p differential being the default.


Differential Input Configurations

There are several ways to drive the AD9208, either actively or passively. Optimum performance is achieved by driving the analog input differentially.

For applications where SNR and SFDR are key parameters, differential transformer coupling is the recommended input configuration (see Figure 54 and Table 9) because the noise performance of most amplifiers is not adequate to achieve the true performance of the AD9208.

For low to midrange frequencies, a double balun or double transformer network (see Figure 54 and Table 9) is recommended for optimum performance of the AD9208. For higher frequencies

in the second or third Nyquist zones, it is recommended to remove some of the front-end passive components to ensure wideband operation (see Figure 55 and Table 9).



NOTES:
1. SEE TABLE 9 FOR COMPONENT VALUES

Figure 54. Differential Transformer Coupled Configuration for the AD9208

15547-050




Figure 55. Input Network Configuration for Frequencies > 5 GHz

15547-331

Table 9. Differential Transformer-Coupled Input Configuration Component Values

Frequency Range	Transformer	R1	R2	R3	C1	C2	C3	C4
<5000 MHz	BAL-0006	25 Ω	25 Ω	10 Ω	0.1 μF	0.1 μF	0.4 pF	0.4 pF