# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### 14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter

### **Data Sheet**

## AD9251

#### FEATURES

1.8 V analog supply operation 1.8 V to 3.3 V output supply SNR 74.3 dBFS at 9.7 MHz input 71.5 dBFS at 200 MHz input SFDR 93 dBc at 9.7 MHz input 80 dBc at 200 MHz input Low power 33 mW per channel at 20 MSPS 73 mW per channel at 80 MSPS Differential input with 700 MHz bandwidth On-chip voltage reference and sample-and-hold circuit 2 V p-p differential analog input  $DNL = \pm 0.45 LSB$ Serial port control options Offset binary, gray code, or twos complement data format Optional clock duty cycle stabilizer Integer 1-to-8 input clock divider Data output multiplex option Built-in selectable digital test pattern generation **Energy-saving power-down modes** Data clock out with programmable clock and data alignment

#### **APPLICATIONS**

Communications Diversity radio systems Multimode digital receivers GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA I/Q demodulation systems Smart antenna systems Battery-powered instruments Hand held scope meters Portable medical imaging Ultrasound Radar/LIDAR





#### PRODUCT HIGHLIGHTS

- 1. The AD9251 operates from a single 1.8 V analog power supply and features a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
- 2. The patented sample-and-hold circuit maintains excellent performance for input frequencies up to 200 MHz and is designed for low cost, low power, and ease of use.
- 3. A standard serial port interface supports various product features and functions, such as data output formatting, internal clock divider, power-down, DCO/DATA timing and offset adjustments, and voltage reference modes.
- 4. The AD9251 is packaged in a 64-lead RoHS compliant LFCSP that is pin compatible with the AD9268 16-bit ADC, the AD9258 14-bit ADC, the AD9231 12-bit ADC, and the AD9204 10-bit ADC, enabling a simple migration path between 10-bit and 16-bit converters sampling from 20 MSPS to 125 MSPS.

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **AD9251\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

#### COMPARABLE PARTS

View a parametric search of comparable parts.

#### EVALUATION KITS

AD9251 Evaluation Board

#### **DOCUMENTATION**

#### **Application Notes**

- AN-1142: Techniques for High Speed ADC PCB Layout
- AN-742: Frequency Domain Response of Switched-Capacitor ADCs
- AN-807: Multicarrier WCDMA Feasibility
- AN-808: Multicarrier CDMA2000 Feasibility
- AN-812: MicroController-Based Serial Port Interface (SPI) Boot Circuit
- AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs
- AN-878: High Speed ADC SPI Control Software
- AN-905: Visual Analog Converter Evaluation Tool Version 1.0 User Manual
- AN-935: Designing an ADC Transformer-Coupled Front End

#### Data Sheet

• AD9251: 14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter Data Sheet

#### **User Guides**

 UG-003: Evaluating the AD9650/AD9268/AD9258/ AD9251/AD9231/AD9204 Analog-to-Digital Converters

#### TOOLS AND SIMULATIONS

- Visual Analog
- AD9251 IBIS Models
- AD9204/AD9231/AD9251 S-Parameter Data

#### REFERENCE MATERIALS

#### **Product Selection Guide**

• RF Source Booklet

#### **Technical Articles**

- Designing 1-ppm DAC Accuracy into Instrumentation Applications - Part 1
- Designing 1-ppm DAC Accuracy into Instrumentation Applications Part 2
- Improve The Design Of Your Passive Wideband ADC Front-End Network
- MS-2210: Designing Power Supplies for High Speed ADC

#### DESIGN RESOURCES

- AD9251 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

#### DISCUSSIONS

View all AD9251 EngineerZone Discussions.

#### SAMPLE AND BUY

Visit the product page to see pricing options.

#### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

#### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

### TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
Product Highlights 1
Revision History 2
General Description
Specifications
DC Specifications 4
AC Specifications
Digital Specifications6
Switching Specifications7
Timing Specifications
Absolute Maximum Ratings
6
Thermal Characteristics
Thermal Characteristics
Thermal Characteristics
Thermal Characteristics 10   ESD Caution 10   Pin Configuration and Function Descriptions 11   Typical Performance Characteristics 13
Thermal Characteristics 10   ESD Caution 10   Pin Configuration and Function Descriptions 11   Typical Performance Characteristics 13   AD9251-80 13
Thermal Characteristics10ESD Caution10Pin Configuration and Function Descriptions11Typical Performance Characteristics13AD9251-8013AD9251-6515
Thermal Characteristics10ESD Caution10Pin Configuration and Function Descriptions11Typical Performance Characteristics13AD9251-8013AD9251-6515AD9251-4016
Thermal Characteristics10ESD Caution10Pin Configuration and Function Descriptions11Typical Performance Characteristics13AD9251-8013AD9251-6515AD9251-4016AD9251-2017
Thermal Characteristics10ESD Caution10Pin Configuration and Function Descriptions11Typical Performance Characteristics13AD9251-8013AD9251-6515AD9251-4016AD9251-2017Equivalent Circuits18
Thermal Characteristics10ESD Caution10Pin Configuration and Function Descriptions11Typical Performance Characteristics13AD9251-8013AD9251-6515AD9251-4016AD9251-2017Equivalent Circuits18Theory of Operation20
Thermal Characteristics10ESD Caution10Pin Configuration and Function Descriptions11Typical Performance Characteristics13AD9251-8013AD9251-6515AD9251-4016AD9251-2017Equivalent Circuits18Theory of Operation20ADC Architecture20

#### **REVISION HISTORY**

9/2016—Rev. A to Rev. B	
Changes to Figure 3	

10/2009—Rev. 0 to Rev. A	
Changes to Features	. 1
Change to Table 1	. 4
Moved Timing Diagrams	. 8
Deleted Table 11; Renumbered Sequentially	22

Voltage Reference	
Clock Input Considerations	24
Channel/Chip Synchronization	
Power Dissipation and Standby Mode	
Digital Outputs	27
Timing	27
Built-In Self-Test (BIST) and Output Test	
Built-In Self-Test (BIST)	
Output Test Modes	
Serial Port Interface (SPI)	29
Configuration Using the SPI	29
Hardware Interface	30
Configuration Without the SPI	30
SPI Accessible Features	30
Memory Map	
Reading the Memory Map Register Table	31
Open Locations	
Default Values	
Memory Map Register Table	32
Memory Map Register Descriptions	
Applications Information	35
Design Guidelines	35
Outline Dimensions	
Ordering Guide	

Changes to Internal Reference Connection Section	23
Moved Channel/Chip Synchronization Section	26
Change to Table 15	30
Changes to Reading the Memory Map Register	
Table Section	31
Changes to Table 16	32

7/2009—Revision 0: Initial Version

### **GENERAL DESCRIPTION**

The AD9251 is a monolithic, dual-channel, 1.8 V supply, 14-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference.

The product uses multistage differential pipeline architecture with output error correction logic to provide 14-bit accuracy at 80 MSPS data rates and to guarantee no missing codes over the full operating temperature range.

The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI). A differential clock input controls all internal conversion cycles. An optional duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance.

The digital output data is presented in offset binary, gray code, or twos complement format. A data output clock (DCO) is provided for each ADC channel to ensure proper latch timing with receiving logic. Both 1.8 V and 3.3 V CMOS levels are supported and output data can be multiplexed onto a single output bus.

The AD9251 is available in a 64-lead RoHS Compliant LFCSP and is specified over the industrial temperature range  $(-40^{\circ}C \text{ to } +85^{\circ}C)$ .

### **SPECIFICATIONS**

#### **DC SPECIFICATIONS**

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

#### Table 1.

		AD	9251-20/AD	9251-40	A	D9251-0	55	Æ	D9251-8	30	
Parameter	Temp	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
RESOLUTION	Full	14			14			14			Bits
ACCURACY											
No Missing Codes	Full		Guarante	ed	Ģ	Guarantee	ed	C	Guarantee	ed	
Offset Error	Full		±0.1	±0.70		±0.1	±0.50		±0.1	±0.70	% FSR
Gain Error <sup>1</sup>	Full		-1.5			-1.5			-1.5		% FSR
Differential Nonlinearity (DNL) <sup>2</sup>	Full			±0.60			±0.75			±0.70	LSB
	25°C		±0.3			±0.45			±0.45		LSB
Integral Nonlinearity (INL) <sup>2</sup>	Full			±1.75			±1.75			±2.50	LSB
	25°C		±0.6			±0.6			±1.0		LSB
MATCHING CHARACTERISTICS											
Offset Error	25°C		±0.0	±0.65		±0.0	±0.65		±0.0	±0.65	% FSR
Gain Error <sup>1</sup>	25°C		±0.2			±0.2			±0.2		% FSR
TEMPERATURE DRIFT											
Offset Error	Full		±2			±2			±2		ppm/°C
INTERNAL VOLTAGE REFERENCE											
Output Voltage (1 V Mode)	Full	0.981	0.993	1.005	0.981	0.993	1.005	0.981	0.993	1.005	V
Load Regulation Error at 1.0 mA	Full		2			2			2		mV
INPUT-REFERRED NOISE											
VREF = 1.0 V	25°C		0.98			0.98			0.98		LSB rms
ANALOG INPUT											
Input Span, VREF = 1.0 V	Full		2			2			2		V р-р
Input Capacitance <sup>3</sup>	Full		6			6			6		pF
Input Common-Mode Voltage	Full		0.9			0.9			0.9		V
Input Common-Mode Range	Full	0.5		1.3	0.5		1.3	0.5		1.3	V
REFERENCE INPUT RESISTANCE	Full		7.5			7.5			7.5		kΩ
POWER SUPPLIES											
Supply Voltage											
AVDD	Full	1.7	1.8	1.9	1.7	1.8	1.9	1.7	1.8	1.9	V
DRVDD	Full	1.7		3.6	1.7		3.6	1.7		3.6	V
Supply Current											
IAVDD <sup>2</sup>	Full		36.5/49.5	39.4/52.8		69.0	72.9		80.5	85.5	mA
IDRVDD <sup>2</sup> (1.8 V)	Full		3.4/5.6			8.4			10.3		mA
IDRVDD <sup>2</sup> (3.3 V)	Full		6.3/10.6			16.0			19.5		mA
POWER CONSUMPTION											
DC Input	Full		66/89			125			145		mW
Sine Wave Input <sup>2</sup> (DRVDD = $1.8 \text{ V}$ )	Full		71.8/99	77.0/105.5		139.0	146.5		163.4	173	mW
Sine Wave Input <sup>2</sup> (DRVDD = $3.3 \text{ V}$ )	Full		86.5/124			176.7			209		mW
Standby Power⁴	Full		37			37			37		mW
Power-Down Power	Full		2.2			2.2			2.2		mW

<sup>4</sup> Standby power is measured with a dc input and the CLK active.

 <sup>&</sup>lt;sup>1</sup> Measured with 1.0 V external reference.
 <sup>2</sup> Measured with a 10 MHz input frequency at rated sample rate, full-scale sine wave, with approximately 5 pF loading on each output bit.
 <sup>3</sup> Input capacitance refers to the effective capacitance between one differential input pin and AGND.

#### **AC SPECIFICATIONS**

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

#### Table 2.

		AD92	51-20/AD	9251-40	A	D9251-	65	A	D9251-	80	
Parameter <sup>1</sup>	Temp	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
SIGNAL-TO-NOISE RATIO (SNR)											
$f_{IN} = 9.7 \text{ MHz}$	25°C		74.7			74.5			74.3		dBFS
f <sub>IN</sub> = 30.5 MHz	25°C		74.4			74.3			74.1		dBFS
	Full	73.6			73.6						dBFS
f <sub>IN</sub> = 70 MHz	25°C		73.7			73.7			73.6		dBFS
	Full							72.5			dBFS
f <sub>IN</sub> = 200 MHz	25°C		71.5			71.5			71.5		dBFS
SIGNAL-TO-NOISE-AND-DISTORTION (SINAD)											
$f_{IN} = 9.7 \text{ MHz}$	25°C		74.6			74.4			74.1		dBFS
f <sub>IN</sub> = 30.5 MHz	25°C		74.3			74.2			74.0		dBFS
	Full	73.4			73.4						dBFS
f <sub>™</sub> = 70 MHz	25°C		73.6			73.6			73.5		dBFS
	Full							72.4			dBFS
f <sub>IN</sub> = 200 MHz	25°C		70.0			70.0			70.0		dBFS
EFFECTIVE NUMBER OF BITS (ENOB)											
f <sub>IN</sub> = 9.7 MHz	25°C		12.0			12.0			12.0		Bits
f <sub>IN</sub> = 30.5 MHz	25°C		12.0			12.0			12.0		Bits
f <sub>IN</sub> = 70 MHz	25°C		11.9			11.9			11.9		Bits
$f_{IN} = 200 \text{ MHz}$	25°C		11.3			11.3			11.3		Bits
WORST SECOND OR THIRD HARMONIC											
$f_{IN} = 9.7 \text{ MHz}$	25°C		-95			-95			-93		dBc
f <sub>IN</sub> = 30.5 MHz	25°C		-95			-95			-93		dBc
	Full			-81			-81				dBc
$f_{IN} = 70 \text{ MHz}$	25°C		-94			-94			-92		dBc
	Full									-81	dBc
$f_{IN} = 200 \text{ MHz}$	25°C		-80			-80			-80		dBc
SPURIOUS-FREE DYNAMIC RANGE (SFDR)											
$f_{IN} = 9.7 \text{ MHz}$	25°C		95			95			93		dBc
f <sub>IN</sub> = 30.5 MHz	25°C		94			94			93		dBc
	Full	81			81						dBc
$f_{IN} = 70 \text{ MHz}$	25°C		93			93			92		dBc
	Full							81			dBc
f <sub>IN</sub> = 200 MHz	25°C		80			80			80		dBc
WORST OTHER (HARMONIC OR SPUR)											
$f_{IN} = 9.7 \text{ MHz}$	25°C		-98			-98			-97		dBc
f <sub>IN</sub> = 30.5 MHz	25°C		-98			-98			-97		dBc
	Full			-90			-90				dBc
$f_{IN} = 70 \text{ MHz}$	25°C		-98			-98			-96		dBc
	Full									-89	dBc
f <sub>IN</sub> = 200 MHz	25°C		-95			-95			-95		dBc
TWO-TONE SFDR											
f <sub>IN</sub> = 30.5 MHz (−7 dBFS), 32.5 MHz (−7 dBFS)	25°C		90			90			90		dBc
CROSSTALK <sup>2</sup>	Full		-110			-110			-110		dBc
ANALOG INPUT BANDWIDTH	25°C		700			700			700		MHz

<sup>1</sup> See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation*, for a complete set of definitions. <sup>2</sup> Crosstalk is measured at 100 MHz with –1.0 dBFS on one channel and no input on the alternate channel.

#### **DIGITAL SPECIFICATIONS**

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

#### Table 3.

		AD925	5/AD9251-80		
Parameter	Temp	Min	Тур	Max	Unit
DIFFERENTIAL CLOCK INPUTS (CLK+, CLK–)					
Logic Compliance			CMOS/LVDS/LVPECL		
Internal Common-Mode Bias	Full		0.9		V
Differential Input Voltage	Full	0.2		3.6	V р-р
Input Voltage Range	Full	GND – 0.3		AVDD + 0.2	V
High Level Input Current	Full	-10		+10	μA
Low Level Input Current	Full	-10		+10	μA
Input Resistance	Full	8	10	12	kΩ
Input Capacitance	Full		4		рF
LOGIC INPUTS (SCLK/DFS, SYNC, PDWN) <sup>1</sup>					
High Level Input Voltage	Full	1.2		DRVDD + 0.3	V
Low Level Input Voltage	Full	0		0.8	V
High Level Input Current	Full	-50		-75	μA
Low Level Input Current	Full	-10		+10	μA
Input Resistance	Full		30		kΩ
Input Capacitance	Full		2		рF
LOGIC INPUTS (CSB) <sup>2</sup>					
High Level Input Voltage	Full	1.2		DRVDD + 0.3	V
Low Level Input Voltage	Full	0		0.8	V
High Level Input Current	Full	-10		+10	μA
Low Level Input Current	Full	40		135	μA
Input Resistance	Full		26		kΩ
Input Capacitance	Full		2		рF
LOGIC INPUTS (SDIO/DCS) <sup>2</sup>					
High Level Input Voltage	Full	1.2		DRVDD + 0.3	V
Low Level Input Voltage	Full	0		0.8	V
High Level Input Current	Full	-10		+10	μA
Low Level Input Current	Full	40		130	μA
Input Resistance	Full		26		kΩ
Input Capacitance	Full		5		pF
DIGITAL OUTPUTS					
DRVDD = 3.3 V					
High Level Output Voltage, $I_{OH} = 50 \ \mu A$	Full	3.29			V
High Level Output Voltage, $I_{OH} = 0.5 \text{ mA}$	Full	3.25			V
Low Level Output Voltage, $I_{OL} = 1.6 \text{ mA}$	Full			0.2	V
Low Level Output Voltage, $I_{OL} = 50 \ \mu A$	Full			0.05	V
DRVDD = 1.8 V					
High Level Output Voltage, $I_{OH} = 50 \ \mu A$	Full	1.79			V
High Level Output Voltage, $I_{OH} = 0.5 \text{ mA}$	Full	1.75			V
Low Level Output Voltage, $I_{OL} = 1.6 \text{ mA}$	Full			0.2	V
Low Level Output Voltage, $I_{OL} = 50 \ \mu A$	Full			0.05	V

 $^1$  Internal 30 k $\Omega$  pull-down.  $^2$  Internal 30 k $\Omega$  pull-up.

#### SWITCHING SPECIFICATIONS

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

#### Table 4.

		AD9251-20/AD9251-40			AD9251-65			AD9251-80			
Parameter	Temp	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
CLOCK INPUT PARAMETERS											
Input Clock Rate	Full			625			625			625	MHz
Conversion Rate <sup>1</sup>	Full	3		20/40	3		65	3		80	MSPS
CLK Period—Divide-by-1 Mode (t <sub>CLK</sub> )	Full	50/25			15.38			12.5			ns
CLK Pulse Width High (t <sub>CH</sub> )			25.0/12.5			7.69			6.25		ns
Aperture Delay (t <sub>A</sub> )	Full		1.0			1.0			1.0		ns
Aperture Uncertainty (Jitter, t <sub>J</sub> )	Full		0.1			0.1			0.1		ps rms
DATA OUTPUT PARAMETERS											
Data Propagation Delay (t <sub>PD</sub> )	Full		3			3			3		ns
DCO Propagation Delay (t <sub>DCO</sub> )	Full		3			3			3		ns
DCO to Data Skew (t <sub>skew</sub> )	Full		0.1			0.1			0.1		ns
Pipeline Delay (Latency)	Full		9			9			9		Cycles
Wake-Up Time <sup>2</sup>	Full		350			350			350		μs
Standby	Full		600/400			300			260		ns
OUT-OF-RANGE RECOVERY TIME	Full		2			2			2		Cycles

<sup>1</sup> Conversion rate is the clock rate after the CLK divider. <sup>2</sup> Wake-up time is dependent on the value of the decoupling capacitors.

#### TIMING SPECIFICATIONS

#### Table 5.

Parameter	Conditions	Min	Тур	Мах	Unit
SYNC TIMING REQUIREMENTS					
tssync	SYNC to rising edge of CLK setup time		0.24		ns
thsync	SYNC to rising edge of CLK hold time		0.40		ns
SPI TIMING REQUIREMENTS					
t <sub>DS</sub>	Setup time between the data and the rising edge of SCLK	2			ns
t <sub>DH</sub>	Hold time between the data and the rising edge of SCLK	2			ns
tсlk	Period of the SCLK	40			ns
ts	Setup time between CSB and SCLK	2			ns
t <sub>H</sub>	Hold time between CSB and SCLK	2			ns
tніgh	SCLK pulse width high	10			ns
t <sub>LOW</sub>	SCLK pulse width low	10			ns
t <sub>en_sdio</sub>	Time required for the SDIO pin to switch from an input to an output relative to the SCLK falling edge	10			ns
t <sub>dis_sdio</sub>	Time required for the SDIO pin to switch from an output to an input relative to the SCLK rising edge	10			ns

#### **Timing Diagrams**



Figure 3. CMOS Interleaved Output Timing, Output as Appears on Channel A Output Pins



### **ABSOLUTE MAXIMUM RATINGS**

#### Table 6.

Parameter	Rating
AVDD to AGND	–0.3 V to +2.0 V
DRVDD to AGND	–0.3 V to +3.9 V
VIN+A, VIN+B, VIN-A, VIN-B to AGND	-0.3 V to AVDD + 0.2 V
CLK+, CLK– to AGND	-0.3 V to AVDD + 0.2 V
SYNC to AGND	-0.3 V to DRVDD + 0.3 V
VREF to AGND	-0.3 V to AVDD + 0.2 V
SENSE to AGND	-0.3 V to AVDD + 0.2 V
VCM to AGND	-0.3 V to AVDD + 0.2 V
RBIAS to AGND	-0.3 V to AVDD + 0.2 V
CSB to AGND	-0.3 V to DRVDD + 0.3 V
SCLK/DFS to AGND	-0.3 V to DRVDD + 0.3 V
SDIO/DCS to AGND	-0.3 V to DRVDD + 0.3 V
OEB to AGND	-0.3 V to DRVDD + 0.3 V
PDWN to AGND	-0.3 V to DRVDD + 0.3 V
D0A/D0B through D13A/D13B to AGND	-0.3 V to DRVDD + 0.3 V
DCOA/DCOB to AGND	-0.3 V to DRVDD + 0.3 V
Operating Temperature Range (Ambient)	-40°C to +85°C
Maximum Junction Temperature Under Bias	150°C
Storage Temperature Range (Ambient)	-65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL CHARACTERISTICS

The exposed paddle is the only ground connection for the chip. The exposed paddle must be soldered to the AGND plane of the user's circuit board. Soldering the exposed paddle to the user's board also increases the reliability of the solder joints and maximizes the thermal capability of the package.

Typical  $\theta_{IA}$  is specified for a 4-layer PCB with a solid ground plane. As shown in Table 7, airflow improves heat dissipation, which reduces  $\theta_{IA}$ . In addition, metal in direct contact with the package leads from metal traces, through holes, ground, and power planes, reduces the  $\theta_{IA}$ .

#### Table 7. Thermal Resistance

Package Type	Airflow Velocity (m/sec)	<b>θ</b> <sub>JA</sub> <sup>1, 2</sup>	θıc <sup>1,3</sup>	θ <sub>JB</sub> <sup>1, 4</sup>	Unit
64-Lead LFCSP	0	23	2.0		°C/W
(CP-64-4)	1.0	20		12	°C/W
	2.5	18			°C/W

<sup>1</sup> Per JEDEC 51-7, plus JEDEC 25-5 2S2P test board.

<sup>2</sup> Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

<sup>3</sup> Per MIL-Std 883, Method 1012.1.

<sup>4</sup> Per JEDEC JESD51-8 (still air).

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Pin No.	Mnemonic	Description	
0	GND	Exposed paddle is the only ground connection for the chip. Must be connected to PCB AGND.	
1, 2	CLK+, CLK–	Differential Encode Clock. PECL, LVDS, or 1.8 V CMOS inputs.	
3	SYNC	Digital Input. SYNC input to clock divider. 30 k $\Omega$ internal pull-down.	
4, 5, 25, 26	NC	Do Not Connect.	
6 to 9, 11 to 18, 20, 21	D0B to D13B	Channel B Digital Outputs. D13B = MSB.	
10, 19, 28, 37	DRVDD	Digital Output Driver Supply (1.8 V to 3.3 V).	
22	ORB	Channel B Out-of-Range Digital Output.	
23	DCOB	Channel B Data Clock Digital Output.	
24	DCOA	Channel A Data Clock Digital Output.	
27, 29 to 36, 38 to 42	D0A to D13A	Channel A Digital Outputs. D13A = MSB.	
43	ORA	Channel A Out-of-Range Digital Output.	
44	SDIO/DCS	SPI Data Input/Output (SDIO). Bidirectional SPI Data I/O in SPI mode. 30 kΩ internal pull- down in SPI mode. Duty Cycle Stabilizer (DCS). Static enable input for duty cycle stabilizer in non-SPI mode. 30 kΩ internal pull-up in non-SPI (DCS) mode.	
45	SCLK/DFS	SPI Clock (SCLK) Input in SPI mode. $30 \text{ k}\Omega$ internal pull-down. Data Format Select (DFS). Static control of data output format in non-SPI mode. $30 \text{ k}\Omega$ internal pull-down. DFS high = twos complement output. DFS low = offset binary output.	
46	CSB	SPI Chip Select. Active low enable; 30 k $\Omega$ internal pull-up.	
47	OEB	Digital Input. Enable Channel A and Channel B digital outputs if low, tristate outputs if high. 30 k $\Omega$ internal pull-down.	
48	PDWN	Digital Input. 30 k $\Omega$ internal pull-down. PDWN high = power-down device. PDWN low = run device, normal operation.	
49, 50, 53, 54, 59, 60, 63, 64	AVDD	1.8 V Analog Supply Pins.	
51, 52	VIN+A, VIN-A	Channel A Analog Inputs.	

### AD9251

Pin No.	Mnemonic	Description
55	VREF	Voltage Reference Input/Output.
56	SENSE	Reference Mode Selection.
57	VCM	Analog output voltage at midsupply to set common mode of the analog inputs.
58	RBIAS	Sets Analog Current Bias. Connect to 10 k $\Omega$ (1% tolerance) resistor to ground.
61, 62	VIN-B, VIN+B	Channel B Analog Inputs.

### **TYPICAL PERFORMANCE CHARACTERISTICS**

#### AD9251-80

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.



Figure 8. Two-Tone FFT with  $f_{IN1} = 30.5$  MHz and  $f_{IN2} = 32.5$  MHz





Figure 11. Two-Tone SFDR/IMD3 vs. Input Amplitude (AIN) with  $f_{\rm IN1}$  = 30.5 MHz and  $f_{\rm IN2}$  = 32.5 MHz

### AD9251

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.



Figure 12. SNR/SFDR vs. Input Frequency (AIN) with 2 V p-p Full Scale





Figure 14. DNL Error with  $f_{IN} = 9.7 \text{ MHz}$ 



Figure 15. SNR/SFDR vs. Input Amplitude (AIN) with  $f_{IN} = 9.7$  MHz





#### AD9251-65

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.

120





Figure 21. SNR/SFDR vs. Input Amplitude (AIN) with  $f_{IN} = 9.7 \text{ MHz}$ 



gure 22. SNR/SFDR vs. Input Frequency (AIN) witi 2 V p-p Full Scale

### AD9251

#### AD9251-40

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.



Figure 23. Single-Tone FFT with  $f_{IN} = 9.7 \text{ MHz}$ 



Figure 24. Single-Tone FFT with  $f_{IN} = 30.5 \text{ MHz}$ 



Figure 25. SNR/SFDR vs. Input Amplitude (AIN) with  $f_{IN} = 9.7 \text{ MHz}$ 

#### AD9251-20

AVDD = 1.8 V; DRVDD = 1.8 V, maximum sample rate, 2 V p-p differential input, 1.0 V internal reference; AIN = -1.0 dBFS, DCS disabled, unless otherwise noted.





Figure 27. Single-Tone FFT with  $f_{\rm IN}$  = 30.5 MHz



Figure 28. SNR/SFDR vs. Input Amplitude (AIN) with  $f_{IN} = 9.7 \text{ MHz}$ 

### **EQUIVALENT CIRCUITS**



Figure 29. Equivalent Analog Input Circuit



Figure 32. Equivalent Digital Output Circuit





AVDD



Figure 33. Equivalent SCLK/DFS, SYNC, OEB, and PDWN Input Circuit







Figure 31. Equivalent SDIO/DCS Input Circuit



Figure 36. Equivalent SENSE Circuit

Ċ

07938-046



### THEORY OF OPERATION

The AD9251 dual ADC design can be used for diversity reception of signals, where the ADCs are operating identically on the same carrier but from two separate antennae. The ADCs can also be operated with independent analog inputs. The user can sample any  $f_s/2$  frequency segment from dc to 200 MHz, using appropriate low-pass or band-pass filtering at the ADC inputs with little loss in ADC performance. Operation to 300 MHz analog input is permitted but occurs at the expense of increased ADC noise and distortion.

In nondiversity applications, the AD9251 can be used as a baseband or direct downconversion receiver, where one ADC is used for I input data and the other is used for Q input data.

Synchronization capability is provided to allow synchronized timing between multiple channels or multiple devices.

Programming and control of the AD9251 is accomplished using a 3-bit SPI-compatible serial interface.

#### ADC ARCHITECTURE

The AD9251 architecture consists of a multistage, pipelined ADC. Each stage provides sufficient overlap to correct for flash errors in the preceding stage. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample while the remaining stages operate with preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched-capacitor DAC and an interstage residue amplifier (for example, a multiplying digital-to-analog converter (MDAC)). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage simply consists of a flash ADC.

The output staging block aligns the data, corrects errors, and passes the data to the CMOS output buffers. The output buffers are powered from a separate (DRVDD) supply, allowing adjustment of the output voltage swing. During power-down, the output buffers go into a high impedance state.

#### ANALOG INPUT CONSIDERATIONS

The analog input to the AD9251 is a differential switchedcapacitor circuit designed for processing differential input signals. This circuit can support a wide common-mode range while maintaining excellent performance. By using an input common-mode voltage of midsupply, users can minimize signal-dependent errors and achieve optimum performance.



Figure 38. Switched-Capacitor Input Circuit

The clock signal alternately switches the input circuit between sample-and-hold mode (see Figure 38). When the input circuit is switched to sample mode, the signal source must be capable of charging the sample capacitors and settling within one-half of a clock cycle. A small resistor in series with each input can help reduce the peak transient current injected from the output stage of the driving source. In addition, low Q inductors or ferrite beads can be placed on each leg of the input to reduce high differential capacitance at the analog inputs and, therefore, achieve the maximum bandwidth of the ADC. Such use of low Q inductors or ferrite beads is required when driving the converter front end at high IF frequencies. Either a shunt capacitor or two single-ended capacitors can be placed on the inputs to provide a matching passive network. This ultimately creates a low-pass filter at the input to limit unwanted broadband noise. See the AN-742 Application Note, the AN-827 Application Note, and the Analog Dialogue article "Transformer-Coupled Front-End for Wideband A/D Converters" (Volume 39, April 2005) for more information. In general, the precise values depend on the application.

#### Input Common Mode

The analog inputs of the AD9251 are not internally dc-biased. Therefore, in ac-coupled applications, the user must provide a dc bias externally. Setting the device so that VCM = AVDD/2 is recommended for optimum performance, but the device can function over a wider range with reasonable performance, as shown in Figure 39 and Figure 40.

An on-board, common-mode voltage reference is included in the design and is available from the VCM pin. The VCM pin must be decoupled to ground by a 0.1  $\mu$ F capacitor, as described in the Applications Information section.





#### **Differential Input Configurations**

Optimum performance is achieved while driving the AD9251 in a differential input configuration. For baseband applications, the AD8138, ADA4937-2, and ADA4938-2 differential drivers provide excellent performance and a flexible interface to the ADC.

The output common-mode voltage of the ADA4938-2 is easily set with the VCM pin of the AD9251 (see Figure 41), and the driver can be configured in a Sallen-Key filter topology to provide band limiting of the input signal.



Figure 41. Differential Input Configuration Using the ADA4938-2

For baseband applications below ~10 MHz where SNR is a key parameter, differential transformer-coupling is the recommended input configuration. An example is shown in Figure 42. To bias the analog input, the VCM voltage can be connected to the center tap of the secondary winding of the transformer.



rigure 42. Differential transformer-Coupled Configuration

The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few megahertz (MHz). Excessive signal power can also cause core saturation, which leads to distortion.

At input frequencies in the second Nyquist zone and above, the noise performance of most amplifiers is not adequate to achieve the true SNR performance of the AD9251. For applications above ~10 MHz where SNR is a key parameter, differential double balun coupling is the recommended input configuration (see Figure 44).

An alternative to using a transformer-coupled input at frequencies in the second Nyquist zone is to use the AD8352 differential driver. An example is shown in Figure 45. See the AD8352 data sheet for more information.

In any configuration, the value of Shunt Capacitor C is dependent on the input frequency and source impedance and may need to be reduced or removed. Table 9 displays the suggested values to set the RC network. However, these values are dependent on the input signal and should be used only as a starting guide.

Table 9. Example RC Network

Frequency Range (MHz)	R Series (Ω Each)	C Differential (pF)
0 to 70	33	22
70 to 200	125	Open

### AD9251

### AD9251

#### Single-Ended Input Configuration

A single-ended input can provide adequate performance in cost-sensitive applications. In this configuration, SFDR and distortion performance degrade due to the large input commonmode swing. If the source impedances on each input are matched, there should be little effect on SNR performance. Figure 43 shows a typical single-ended input configuration.



Figure 43. Single-Ended Input Configuration



Figure 44. Differential Double Balun Input Configuration



Figure 45. Differential Input Configuration Using the AD8352

#### **VOLTAGE REFERENCE**

A stable and accurate 1.0 V voltage reference is built into the AD9251. The VREF can be configured using either the internal 1.0 V reference or an externally applied 1.0 V reference voltage. The various reference modes are summarized in the sections that follow. The Reference Decoupling section describes the best practices PCB layout of the reference.

#### Internal Reference Connection

A comparator within the AD9251 detects the potential at the SENSE pin and configures the reference into two possible modes, which are summarized in Table 10. If SENSE is grounded, the reference amplifier switch is connected to the internal resistor divider (see Figure 46), setting VREF to 1.0 V.



Figure 46. Internal Reference Configuration

#### Table 10. Reference Configuration Summary

Selected Mode	SENSE Voltage (V)	Resulting VREF (V)	Resulting Differential Span (V p-p)
Fixed Internal Reference	AGND to 0.2	1.0 internal	2.0
Fixed External Reference	AVDD	1.0 applied to external VREF pin	2.0

If the internal reference of the AD9251 is used to drive multiple converters to improve gain matching, the loading of the reference by the other converters must be considered. Figure 47 shows how the internal reference voltage is affected by loading.



#### **External Reference Operation**

The use of an external reference may be necessary to enhance the gain accuracy of the ADC or improve thermal drift characteristics. Figure 48 shows the typical drift characteristics of the internal reference in 1.0 V mode.



When the SENSE pin is tied to AVDD, the internal reference is disabled, allowing the use of an external reference. An internal reference buffer loads the external reference with an equivalent 7.5 k $\Omega$  load (see Figure 37). The internal buffer generates the positive and negative full-scale references for the ADC core. Therefore, the external reference must be limited to a maximum of 1.0 V.

#### **CLOCK INPUT CONSIDERATIONS**

For optimum performance, clock the AD9251 sample clock inputs, CLK+ and CLK-, with a differential signal. The signal is typically ac-coupled into the CLK+ and CLK- pins via a transformer or capacitors. These pins are biased internally (see Figure 49) and require no external bias.



#### **Clock Input Options**

The AD9251 has a very flexible clock input structure. The clock input can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of the type of signal being used, clock source jitter is of the most concern, as described in the Jitter Considerations section.

Figure 50 and Figure 51 show two preferred methods for clocking the AD9251 (at clock rates up to 625 MHz). A low jitter clock source is converted from a single-ended signal to a differential signal using either an RF transformer or an RF balun.

The RF balun configuration is recommended for clock frequencies between 125 MHz and 625 MHz, and the RF transformer is recommended for clock frequencies from 10 MHz to 200 MHz. The back-to-back Schottky diodes across the transformer/balun secondary limit clock excursions into the AD9251 to approximately 0.8 V p-p differential.

This limit helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9251 while preserving the fast rise and fall times of the signal that are critical to a low jitter performance.



Figure 50. Transformer-Coupled Differential Clock (Up to 200 MHz)



Figure 51. Balun-Coupled Differential Clock (Up to 625 MHz)