imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Data Sheet

FEATURES

4 ADCs integrated into 1 package 98 mW ADC power per channel at 50 MSPS SNR = 73 dB (to Nyquist) ENOB = 12 bits SFDR = 84 dBc (to Nyquist) **Excellent linearity** $DNL = \pm 0.5 LSB (typical)$ $INL = \pm 1.5 LSB (typical)$ Serial LVDS (ANSI-644, default) Low power, reduced signal option (similar to IEEE 1596.3) Data and frame clock outputs 315 MHz full-power analog bandwidth 2 V p-p input voltage range 1.8 V supply operation Serial port control Full-chip and individual-channel power-down modes Flexible bit orientation Built-in and custom digital test pattern generation Programmable clock and data alignment **Programmable output resolution** Standby mode

APPLICATIONS

Medical imaging and nondestructive ultrasound Portable ultrasound and digital beam-forming systems Quadrature radio receivers Diversity radio receivers Tape drives Optical networking Test equipment

GENERAL DESCRIPTION

The AD9259 is a quad, 14-bit, 50 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 50 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.

The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.


Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Quad, 14-Bit, 50 MSPS Serial LVDS 1.8 V ADC

AD9259

FUNCTIONAL BLOCK DIAGRAM



The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual-channel power-down is supported and typically consumes less than 2 mW when all channels are disabled.

The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom userdefined test patterns entered via the serial port interface (SPI).

The AD9259 is available in a RoHS-compliant, 48-lead LFCSP. It is specified over the industrial temperature range of -40° C to $+85^{\circ}$ C.

PRODUCT HIGHLIGHTS

- 1. Small Footprint. Four ADCs are contained in a small, spacesaving package.
- 2. Low power of 98 mW/channel at 50 MSPS.
- 3. Ease of Use. A data clock output (DCO) operates at frequencies of up to 350 MHz and supports double data rate (DDR) operation.
- 4. User Flexibility. The SPI control offers a wide range of flexible features to meet specific system requirements.
- 5. Pin-Compatible Family. This includes the AD9287 (8-bit), AD9219 (10-bit), and AD9228 (12-bit).

AD9259* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

AD9259 Evaluation Board

DOCUMENTATION

Application Notes

- AN-1142: Techniques for High Speed ADC PCB Layout
- AN-282: Fundamentals of Sampled Data Systems
- AN-345: Grounding for Low-and-High-Frequency Circuits
- AN-501: Aperture Uncertainty and ADC System Performance
- AN-715: A First Approach to IBIS Models: What They Are and How They Are Generated
- AN-737: How ADIsimADC Models an ADC
- AN-741: Little Known Characteristics of Phase Noise
- AN-742: Frequency Domain Response of Switched-Capacitor ADCs
- AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter
- AN-807: Multicarrier WCDMA Feasibility
- AN-808: Multicarrier CDMA2000 Feasibility
- AN-812: MicroController-Based Serial Port Interface (SPI) Boot Circuit
- AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs
- AN-835: Understanding High Speed ADC Testing and Evaluation
- AN-905: Visual Analog Converter Evaluation Tool Version 1.0 User Manual
- AN-935: Designing an ADC Transformer-Coupled Front End

Data Sheet

 AD9259: Quad, 14-Bit, 50 MSPS Serial LVDS 1.8 V ADC Data Sheet

TOOLS AND SIMULATIONS \square

- Visual Analog
- AD9259 IBIS Models

REFERENCE MATERIALS

Technical Articles

- Matching An ADC To A Transformer
- MS-2210: Designing Power Supplies for High Speed ADC

DESIGN RESOURCES

- AD9259 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD9259 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

| Features 1 |
|---|
| Applications |
| General Description |
| Functional Block Diagram 1 |
| Product Highlights |
| Revision History |
| Specifications |
| AC Specifications |
| Digital Specifications |
| Switching Specifications |
| Timing Diagrams |
| Absolute Maximum Ratings |
| Thermal Impedance |
| ESD Caution10 |
| Pin Configuration and Function Descriptions11 |
| Equivalent Circuits |
| Typical Performance Characteristics |
| Theory of Operation19 |

| Analog Input Considerations | . 19 |
|---|------|
| Clock Input Considerations | 21 |
| Serial Port Interface (SPI) | . 29 |
| Hardware Interface | . 29 |
| Memory Map | 31 |
| Reading the Memory Map Table | 31 |
| Reserved Locations | 31 |
| Default Values | 31 |
| Logic Levels | 31 |
| Evaluation Board | . 35 |
| Power Supplies | . 35 |
| Input Signals | . 35 |
| Output Signals | . 35 |
| Default Operation and Jumper Selection Settings | . 36 |
| Alternative Analog Input Drive Configuration | . 37 |
| Outline Dimensions | 51 |
| Ordering Guide | 51 |
| | |

REVISION HISTORY

12/11—Rev. D to Rev. E

| Changes to Output Signals Section and Figure 60 | .35 |
|---|-----|
| Change to Default Operation and Jumper Selection Settings | |
| Section | .36 |
| Change to Figure 63 | .39 |
| Added Endnote 2 in Ordering Guide | |

4/10-Rev. C to Rev. D

| Changes to Table 16 | 33 |
|----------------------------|----|
| Updated Outline Dimensions | 51 |
| Changes to Ordering Guide | 51 |

11/09—Rev. B to Rev. C

| Added EPAD Note to Figure 5 | 11 |
|--|----|
| Changes to Input Signals Section and Figure 60 | |
| Updated Outline Dimensions | 51 |
| Changes to Ordering Guide | 51 |

7/07—Rev. A to Rev. B

| Change to General Description | 1 |
|---|----|
| Changes to Figure 2 and Figure 4 | 7 |
| Changes to the Hardware Interface Section | 29 |
| Changes to Table 17 | 48 |

5/07—Rev. 0 to Rev. A

| Changes to Effective Number of Bits (ENOB) | 4 |
|--|---|
| Changes to Logic Output (SDIO/ODM) | 5 |
| Added Endnote 3 to Table 3 | 5 |
| Change to Pipeline Latency | 6 |

| | Changes to Figure 15 to Figure 17, Figure 22, and Figure 31 | .14 |
|--------|---|-----|
| 5 | Changes to Figure 21 and Figure 22 Captions | .15 |
| ,) | Changes to Figure 41 | .19 |
| | Changes to Clock Duty Cycle Considerations Section | .20 |
| | Changes to Power Dissipation and Power-Down Mode Section | .21 |
| | Changes to Figure 50 to Figure 52 Captions | .23 |
| | Change to Table 8 | .23 |
| 3 | Changes to Table 9 Endnote | .24 |
| _ | Changes to Digital Outputs and Timing Section | .25 |
| L | Added Table 10 | .25 |
| | Changes to RBIAS Pin Section | .26 |
| | Deleted Figure 53 and Figure 54 | .26 |
| | Changes to Figure 56 | .27 |
| _ | Changes to Hardware Interface Section | |
| 5 | Added Figure 57 | .29 |
| - | Changes to Table 15 | .29 |
| | Changes to Reading the Memory Map Table Section | .30 |
| | Change to Output Signals Section | .34 |
| | Changes to Figure 60 | .34 |
| 7 | Changes to Default Operation and | |
|) | Jumper Selection Settings Section | .35 |
| 2 | Changes to Alternative Analog Input Drive | |
| , | Configuration Section | .36 |
| | Changes to Figure 63 | .38 |
| ł | Changes to Table 17 | .46 |

Changes to Figure 2 to Figure 4.....7

6/06—Revision 0: Initial Version

Changes to Ordering Guide......50

SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = -0.5 dBFS, unless otherwise noted.

| Parameter ¹ | Temperature | Min | Тур | Max | Unit |
|--|-------------|-----|---------|-------|--------|
| RESOLUTION | | 14 | | | Bits |
| ACCURACY | | | | | |
| No Missing Codes | Full | | Guarant | eed | |
| Offset Error | Full | | ±1 | ±8 | mV |
| Offset Matching | Full | | ±2 | ±8 | mV |
| Gain Error | Full | | ±0.5 | ±2 | % FS |
| Gain Matching | Full | | ±0.3 | ±0.7 | % FS |
| Differential Nonlinearity (DNL) | Full | | ±0.5 | ±1.0 | LSB |
| Integral Nonlinearity (INL) | Full | | ±1.5 | ±3.5 | LSB |
| TEMPERATURE DRIFT | | | | | |
| Offset Error | Full | | ±2 | | ppm/°C |
| Gain Error | Full | | ±17 | | ppm/°C |
| Reference Voltage (1 V Mode) | Full | | ±21 | | ppm/°C |
| REFERENCE | | | | | |
| Output Voltage Error ($V_{REF} = 1 V$) | Full | | ±5 | ±30 | mV |
| Load Regulation at 1.0 mA ($V_{REF} = 1 V$) | Full | | 3 | | mV |
| Input Resistance | Full | | 6 | | kΩ |
| ANALOG INPUTS | | | | | |
| Differential Input Voltage ($V_{REF} = 1 V$) | Full | | 2 | | V p-р |
| Common-Mode Voltage | Full | | AVDD/2 | | V |
| Differential Input Capacitance | Full | | 7 | | pF |
| Analog Bandwidth, Full Power | Full | | 315 | | MHz |
| POWER SUPPLY | | | | | |
| AVDD | Full | 1.7 | 1.8 | 1.9 | V |
| DRVDD | Full | 1.7 | 1.8 | 1.9 | V |
| I _{AVDD} | Full | | 185 | 192.5 | mA |
| ldrvdd | Full | | 32.5 | 34.7 | mA |
| Total Power Dissipation (Including Output Drivers) | Full | | 392 | 409 | mW |
| Power-Down Dissipation | Full | | 2 | 4 | mW |
| Standby Dissipation ² | Full | | 72 | | mW |
| CROSSTALK | Full | | -100 | | dB |
| CROSSTALK (Overrange Condition) ³ | Full | | -100 | | dB |

¹ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, at www.analog.com for definitions and for details on how these tests were completed.

² Can be controlled via the SPI.
³ Overrange condition is specific with 6 dB of the full-scale input range.

AC SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = -0.5 dBFS, unless otherwise noted.

|--|

| Parameter ¹ | Temperature | Min | Тур | Max | Unit |
|--|-------------|------|-------|-----|------|
| SIGNAL-TO-NOISE RATIO (SNR) | | | | | |
| $f_{IN} = 2.4 \text{ MHz}$ | Full | | 73.5 | | dB |
| f _{IN} = 19.7 MHz | Full | 71.0 | 73.0 | | dB |
| $f_{IN} = 70 \text{ MHz}$ | Full | | 72.8 | | dB |
| SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD) | | | | | |
| $f_{IN} = 2.4 \text{ MHz}$ | Full | | 72.7 | | dB |
| f _{IN} = 19.7 MHz | Full | 70.2 | 72.2 | | dB |
| $f_{IN} = 70 \text{ MHz}$ | Full | | 72.0 | | dB |
| EFFECTIVE NUMBER OF BITS (ENOB) | | | | | |
| $f_{IN} = 2.4 \text{ MHz}$ | Full | | 11.92 | | Bits |
| $f_{IN} = 19.7 \text{ MHz}$ | Full | 11.5 | 11.85 | | Bits |
| $f_{IN} = 70 \text{ MHz}$ | Full | | 11.8 | | Bits |
| SPURIOUS-FREE DYNAMIC RANGE (SFDR) | | | | | |
| $f_{IN} = 2.4 \text{ MHz}$ | Full | | 84 | | dBc |
| $f_{IN} = 19.7 \text{ MHz}$ | Full | 73 | 84 | | dBc |
| $f_{IN} = 70 \text{ MHz}$ | Full | | 78 | | dBc |
| WORST HARMONIC (Second or Third) | | | | | |
| $f_{IN} = 2.4 \text{ MHz}$ | Full | | -88 | | dBc |
| f _{IN} = 19.7 MHz | Full | | -84 | -73 | dBc |
| $f_{IN} = 70 \text{ MHz}$ | Full | | -78 | | dBc |
| WORST OTHER (Excluding Second or Third) | | | | | |
| $f_{IN} = 2.4 \text{ MHz}$ | Full | | -90 | | dBc |
| f _{IN} = 19.7 MHz | Full | | -90 | -80 | dBc |
| $f_{IN} = 70 \text{ MHz}$ | Full | | -88 | | dBc |
| TWO-TONE INTERMODULATION DISTORTION (IMD)—AIN1 AND AIN2 = -7.0 dBFS | | | | | |
| $f_{IN1} = 15 \text{ MHz}, f_{IN2} = 16 \text{ MHz}$ | 25°C | | 80.0 | | dBc |
| $f_{IN1} = 70 \text{ MHz}, f_{IN2} = 71 \text{ MHz}$ | 25°C | | 80.0 | | dBc |

¹ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, at www.analog.com for definitions and for details on how these tests were completed.

DIGITAL SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = -0.5 dBFS, unless otherwise noted.

| Parameter ¹ | Temperature | Min | Тур | Max | Unit |
|--|-------------|-------|-------------|-------------|--------|
| CLOCK INPUTS (CLK+, CLK–) | | | | | |
| Logic Compliance | | | CMOS/LVDS/I | VPECL | |
| Differential Input Voltage ² | Full | 250 | | | mV p-p |
| Input Common-Mode Voltage | Full | | 1.2 | | V |
| Input Resistance (Differential) | 25°C | | 20 | | kΩ |
| Input Capacitance | 25°C | | 1.5 | | pF |
| LOGIC INPUTS (PDWN, SCLK/DTP) | | | | | |
| Logic 1 Voltage | Full | 1.2 | | 3.6 | V |
| Logic 0 Voltage | Full | | | 0.3 | V |
| Input Resistance | 25°C | | 30 | | kΩ |
| Input Capacitance | 25°C | | 0.5 | | pF |
| LOGIC INPUT (CSB) | | | | | |
| Logic 1 Voltage | Full | 1.2 | | 3.6 | V |
| Logic 0 Voltage | Full | | | 0.3 | V |
| Input Resistance | 25°C | | 70 | | kΩ |
| Input Capacitance | 25°C | | 0.5 | | pF |
| LOGIC INPUT (SDIO/ODM) | | | | | |
| Logic 1 Voltage | Full | 1.2 | | DRVDD + 0.3 | V |
| Logic 0 Voltage | Full | 0 | | 0.3 | V |
| Input Resistance | 25°C | | 30 | | kΩ |
| Input Capacitance | 25°C | | 2 | | pF |
| LOGIC OUTPUT (SDIO/ODM) ³ | | | | | |
| Logic 1 Voltage ($I_{OH} = 800 \mu A$) | Full | | 1.79 | | V |
| Logic 0 Voltage ($I_{OL} = 50 \mu A$) | Full | | | 0.05 | V |
| DIGITAL OUTPUTS (D + x, D - x), (ANSI-644) | | | | | |
| Logic Compliance | | | LVDS | | |
| Differential Output Voltage (Vod) | Full | 247 | | 454 | mV |
| Output Offset Voltage (V _{os}) | Full | 1.125 | | 1.375 | V |
| Output Coding (Default) | | | Offset bin | ary | |
| DIGITAL OUTPUTS $(D + x, D - x)$, | | | | | |
| (Low Power, Reduced Signal Option) | | | | | |
| Logic Compliance | | | LVDS | | |
| Differential Output Voltage (Vod) | Full | 150 | | 250 | mV |
| Output Offset Voltage (Vos) | Full | 1.10 | | 1.30 | V |
| Output Coding (Default) | | | Offset bin | ary | |

¹ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, at www.analog.com for definitions and for details on how these tests were completed.

² This is specified for LVDS and LVPECL only.
³ This is specified for 13 SDIO pins sharing the same connection.

SWITCHING SPECIFICATIONS


AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = -0.5 dBFS, unless otherwise noted.

| Parameter ^{1, 2} | Temp | Min | Тур | Мах | Unit |
|---|------|---------------------------------|---|---------------------------------|---------------|
| CLOCK ³ | | | | | |
| Maximum Clock Rate | Full | 50 | | | MSPS |
| Minimum Clock Rate | Full | | | 10 | MSPS |
| Clock Pulse Width High (t _{EH}) | Full | | 10 | | ns |
| Clock Pulse Width Low (t _{EL}) | Full | | 10 | | ns |
| OUTPUT PARAMETERS ³ | | | | | |
| Propagation Delay (tpd) | Full | 2.0 | 2.7 | 3.5 | ns |
| Rise Time (t _R) (20% to 80%) | Full | | 300 | | ps |
| Fall Time (t _F) (20% to 80%) | Full | | 300 | | ps |
| FCO Propagation Delay (t _{FCO}) | Full | 2.0 | 2.7 | 3.5 | ns |
| DCO Propagation Delay $(t_{CPD})^4$ | Full | | t _{FCO} + (t _{SAMPLE} /28) | | ns |
| DCO to Data Delay (t _{DATA}) ⁴ | Full | (t _{SAMPLE} /28) - 300 | (t _{SAMPLE} /28) | (t _{sample} /28) + 300 | ps |
| DCO to FCO Delay (t _{FRAME}) ⁴ | Full | (t _{SAMPLE} /28) - 300 | (t _{SAMPLE} /28) | (t _{SAMPLE} /28) + 300 | ps |
| Data to Data Skew (tdata-max – tdata-min) | Full | | ±50 | ±150 | ps |
| Wake-Up Time (Standby) | 25°C | | 600 | | ns |
| Wake-Up Time (Power-Down) | 25°C | | 375 | | μs |
| Pipeline Latency | Full | | 8 | | CLK cycles |
| APERTURE | | | | | |
| Aperture Delay (t _A) | 25°C | | 500 | | ps |
| Aperture Uncertainty (Jitter) | 25°C | | <1 | | ps rm: |
| Out-of-Range Recovery Time | 25°C | | 2 | | CLK cycles |

¹ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, at www.analog.com for definitions and for details on how these tests were completed.

² Measured on standard FR-4 material.

^a Can be adjusted via the SPI. ⁴ t_{SAMPLE}/28 is based on the number of bits multiplied by 2; delays are based on half duty cycles.






Figure 4. 14-Bit Data Serial Stream, LSB First

ABSOLUTE MAXIMUM RATINGS

Table 5.

| 1 4010 01 | |
|--|------------------|
| Parameter | Rating |
| ELECTRICAL | |
| AVDD to AGND | –0.3 V to +2.0 V |
| DRVDD to DRGND | –0.3 V to +2.0 V |
| AGND to DRGND | –0.3 V to +0.3 V |
| AVDD to DRVDD | -2.0 V to +2.0 V |
| Digital Outputs ¹ to DRGND | –0.3 V to +2.0 V |
| CLK+, CLK– to AGND | –0.3 V to +3.9 V |
| VIN + x, $VIN - x$ to AGND | –0.3 V to +2.0 V |
| SDIO/ODM to AGND | –0.3 V to +2.0 V |
| PDWN, SCLK/DTP, CSB to AGND | –0.3 V to +3.9 V |
| REFT, REFB, RBIAS to AGND | –0.3 V to +2.0 V |
| VREF, SENSE to AGND | –0.3 V to +2.0 V |
| ENVIRONMENTAL | |
| Operating Temperature Range (Ambient) | –40°C to +85°C |
| Maximum Junction Temperature | 150°C |
| Lead Temperature (Soldering, 10 sec) | 300°C |
| Storage Temperature Range (Ambient) | –65°C to +150°C |
| | |

¹ Digital outputs include D + x, D – x, DCO+, DCO–, FCO+, FCO–.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL IMPEDANCE

| Air Flow Velocity (m/sec) | θ_{JA}^{1} | θյβ | οıc | Unit |
|---------------------------|-------------------|------|-----|------|
| 0.0 | 24 | | | °C/W |
| 1.0 | 21 | 12.6 | 1.2 | °C/W |
| 2.5 | 19 | | | °C/W |


 $^1\,\theta_{JA}$ for a 4-layer PCB with solid ground plane (simulated). Exposed pad soldered to PCB.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES 1. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES THE^L ANALOG GROUND FOR THE PART. THIS EXPOSED PAD MUST BE CONNECTED TO GROUND FOR PROPER OPERATIONAL.

Figure 5.Pin Configuration

| Table 7. Pin Fi | inction Descriptions |
|-----------------|-----------------------------|
|-----------------|-----------------------------|

| Pin No. | Mnemonic | Description |
|--|----------|------------------------------------|
| 0 | AGND | Analog Ground (Exposed Paddle) |
| 1, 2, 5, 6, 9, 10, 27, 32, 35, 36, 39, 45, 46 | AVDD | 1.8 V Analog Supply |
| 11, 26 | DRGND | Digital Output Driver Ground |
| 12, 25 | DRVDD | 1.8 V Digital Output Driver Supply |
| 3 | VIN – D | ADC D Analog Input Complement |
| 4 | VIN + D | ADC D Analog Input True |
| 7 | CLK– | Input Clock Complement |
| 8 | CLK+ | Input Clock True |
| 13 | D – D | ADC D Digital Output Complement |
| 14 | D + D | ADC D Digital Output True |
| 15 | D – C | ADC C Digital Output Complement |
| 16 | D + C | ADC C Digital Output True |
| 17 | D – B | ADC B Digital Output Complement |
| 18 | D + B | ADC B Digital Output True |
| 19 | D – A | ADC A Digital Output Complement |
| 20 | D + A | ADC A Digital Output True |
| 21 | FCO- | Frame Clock Output Complement |
| 22 | FCO+ | Frame Clock Output True |
| 23 | DCO- | Data Clock Output Complement |
| 24 | DCO+ | Data Clock Output True |
| 28 | SCLK/DTP | Serial Clock/Digital Test Pattern |
| 29 | SDIO/ODM | Serial Data I/O/Output Driver Mode |

Data Sheet

| Pin No. | Mnemonic | Description |
|---------|----------|---|
| 30 | CSB | Chip Select Bar |
| 31 | PDWN | Power-Down |
| 33 | VIN + A | ADC A Analog Input True |
| 34 | VIN – A | ADC A Analog Input Complement |
| 37 | VIN – B | ADC B Analog Input Complement |
| 38 | VIN + B | ADC B Analog Input True |
| 40 | RBIAS | External resistor sets the internal ADC core bias current |
| 41 | SENSE | Reference Mode Selection |
| 42 | VREF | Voltage Reference Input/Output |
| 43 | REFB | Differential Reference (Negative) |
| 44 | REFT | Differential Reference (Positive) |
| 47 | VIN + C | ADC C Analog Input True |
| 48 | VIN – C | ADC C Analog Input Complement |

EQUIVALENT CIRCUITS









Figure 6. Equivalent Analog Input Circuit























Figure 14. Equivalent VREF Circuit




Figure 13. Equivalent SENSE Circuit

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 15. Single-Tone 32k FFT with $f_{IN} = 2.4$ MHz, $f_{SAMPLE} = 50$ MSPS





Figure 16. Single-Tone 32k FFT with $f_{IN} = 70 \text{ MHz}$, $f_{SAMPLE} = 50 \text{ MSPS}$








Figure 18. Single-Tone 32k FFT with $f_{IN} = 170$ MHz, $f_{SAMPLE} = 50$ MSPS




Figure 19. Single-Tone 32k FFT with $f_{IN} = 190 \text{ MHz}$, $f_{SAMPLE} = 50 \text{ MSPS}$





Figure 20. Single-Tone 32k FFT with $f_{IN} = 250$ MHz, $f_{SAMPLE} = 50$ MSPS






Figure 24. SNR/SFDR vs. Analog Input Level, $f_{IN} = 35$ MHz, $f_{SAMPLE} = 50$ MSPS




Figure 22. SNR/SFDR vs. Encode, $f_{IN} = 35 \text{ MHz}$, $f_{SAMPLE} = 50 \text{ MSPS}$




Figure 23. SNR/SFDR vs. Analog Input Level, $f_{IN} = 10.3$ MHz, $f_{SAMPLE} = 50$ MSPS




Figure 25. Two-Tone 32k FFT with $f_{IN1} = 15$ MHz and $f_{IN2} = 16$ MHz, $f_{SAMPLE} = 50$ MSPS




Figure 26. Two-Tone 32k FFT with $f_{IN1} = 70$ MHz and $f_{IN2} = 71$ MHz, $f_{SAMPLE} = 50$ MSPS

Data Sheet





Figure 27. SNR/SFDR vs. Analog Input Frequency, f_{SAMPLE} = 50 MSPS










Figure 28. SINAD/SFDR vs. Temperature, $f_{IN} = 10.3 \text{ MHz}$, $f_{SAMPLE} = 50 \text{ MSPS}$




















Figure 34. Full-Power Bandwidth vs. Frequency, $f_{SAMPLE} = 50 MSPS$

THEORY OF OPERATION

The AD9259 architecture consists of a pipelined ADC divided into three sections: a 4-bit first stage followed by eight 1.5-bit stages and a final 3-bit flash. Each stage provides sufficient overlap to correct for flash errors in the preceding stage. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample while the remaining stages operate with preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched-capacitor DAC and an interstage residue amplifier (for example, a multiplying digital-to-analog converter (MDAC)). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage simply consists of a flash ADC.

The output staging block aligns the data, corrects errors, and passes the data to the output buffers. The data is then serialized and aligned to the frame and data clocks.

ANALOG INPUT CONSIDERATIONS

The analog input to the AD9259 is a differential switchedcapacitor circuit designed for processing differential input signals. This circuit can support a wide common-mode range while maintaining excellent performance. By using an input common-mode voltage of midsupply, users can minimize signal-dependent errors and achieve optimum performance.





Figure 35. Switched-Capacitor Input Circuit

The clock signal alternately switches the input circuit between sample mode and hold mode (see Figure 35). When the input circuit is switched to sample mode, the signal source must be capable of charging the sample capacitors and settling within one-half of a clock cycle. A small resistor in series with each input can help reduce the peak transient current injected from the output stage of the driving source. In addition, low-Q inductors or ferrite beads can be placed on each leg of the input to reduce high differential capacitance at the analog inputs and therefore achieve the maximum bandwidth of the ADC. Such use of low-Q inductors or ferrite beads is required when driving the converter front end at high IF frequencies. Either a shunt capacitor or two single-ended capacitors can be placed on the inputs to provide a matching passive network. This ultimately creates a low-pass filter at the input to limit unwanted broadband noise. See the AN-742 Application Note, the AN-827 Application Note, and the *Analog Dialogue* article "Transformer-Coupled Front-End for Wideband A/D Converters" (Volume 39, April 2005) for more information at www.analog.com. In general, the precise values depend on the application.

The analog inputs of the AD9259 are not internally dc-biased. Therefore, in ac-coupled applications, the user must provide this bias externally. Setting the device so that $V_{CM} = AVDD/2$ is recommended for optimum performance, but the device can function over a wider range with reasonable performance, as shown in Figure 36 and Figure 37.



 $f_{iN} = 30 \text{ MHz}, f_{SAMPLE} = 50 \text{ MSPS}$

For best dynamic performance, the source impedances driving VIN + x and VIN - x should be matched such that commonmode settling errors are symmetrical. These errors are reduced by the common-mode rejection of the ADC. An internal reference buffer creates the positive and negative reference voltages, REFT and REFB, respectively, that define the span of the ADC core. The output common-mode of the reference buffer is set to midsupply, and the REFT and REFB voltages and span are defined as

REFT = 1/2 (AVDD + VREF)REFB = 1/2 (AVDD - VREF) $Span = 2 \times (REFT - REFB) = 2 \times VREF$

It can be seen from these equations that the REFT and REFB voltages are symmetrical about the midsupply voltage and, by definition, the input span is twice the value of the VREF voltage.

Maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. In the case of the AD9259, the largest input span available is 2 V p-p.

Differential Input Configurations

There are several ways to drive the AD9259 either actively or passively; however, optimum performance is achieved by driving the analog input differentially. For example, using the AD8332 differential driver to drive the AD9259 provides excellent performance and a flexible interface to the ADC (see Figure 41) for baseband applications. This configuration is commonly used for medical ultrasound systems.

For applications where SNR is a key parameter, differential transformer coupling is the recommended input configuration (see Figure 38 and Figure 39), because the noise performance of most amplifiers is not adequate to achieve the true performance of the AD9259.

Regardless of the configuration, the value of the shunt capacitor, C, is dependent on the input frequency and may need to be reduced or removed.





Figure 39. Differential Transformer-Coupled Configuration for IF Applications

0.1µF

Single-Ended Input Configuration

1kΩ

A single-ended input may provide adequate performance in costsensitive applications. In this configuration, SFDR and distortion performance degrade due to the large input common-mode swing. If the application requires a single-ended input configuration, ensure that the source impedances on each input are well matched in order to achieve the best possible performance. A full-scale input of 2 V p-p can be applied to the ADC's VIN + x pin while the VIN – x pin is terminated. Figure 40 details a typical singleended input configuration.






Figure 41. Differential Input Configuration Using the AD8332 with Two-Pole, 16 MHz Low-Pass Filter Rev. E | Page 20 of 52

CLK-

ΨI

CLOCK INPUT CONSIDERATIONS

For optimum performance, the AD9259 sample clock inputs (CLK+ and CLK–) should be clocked with a differential signal. This signal is typically ac-coupled to the CLK+ and CLK– pins via a transformer or capacitors. These pins are biased internally and require no additional biasing.

Figure 42 shows a preferred method for clocking the AD9259. The low jitter clock source is converted from a single-ended signal to a differential signal using an RF transformer. The back-toback Schottky diodes across the secondary transformer limit clock excursions into the AD9259 to approximately 0.8 V p-p differential. This helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9259, and it preserves the fast rise and fall times of the signal, which are critical to low jitter performance.




Figure 42. Transformer-Coupled Differential Clock

Another option is to ac-couple a differential PECL signal to the sample clock input pins as shown in Figure 43. The AD9510/AD9511/AD9512/AD9513/AD9514/AD9515 of clock drivers offers excellent jitter performance.





Figure 44. Differential LVDS Sample Clock

In some applications, it is acceptable to drive the sample clock inputs with a single-ended CMOS signal. In such applications, CLK+ should be driven directly from a CMOS gate, and the CLK– pin should be bypassed to ground with a 0.1 μ F capacitor in parallel with a 39 k Ω resistor (see Figure 45). Although the

CLK+ input circuit supply is AVDD (1.8 V), this input is designed to withstand input voltages of up to 3.3 V and therefore offers several selections for the drive logic voltage.





Clock Duty Cycle Considerations

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals. As a result, these ADCs may be sensitive to the clock duty cycle. Commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. The AD9259 contains a duty cycle stabilizer (DCS) that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. This allows a wide range of clock input duty cycles without affecting the performance of the AD9259. When the DCS is on, noise and distortion performance are nearly flat for a wide range of duty cycles. However, some applications may require the DCS function to be off. If so, keep in mind that the dynamic range performance can be affected when operated in this mode. See the Memory Map section for more details on using this feature.

Jitter in the rising edge of the input is an important concern, and it is not reduced by the internal stabilization circuit. The duty cycle control loop does not function for clock rates of less than 20 MHz nominal. The loop has a time constant associated with it that must be considered in applications where the clock rate can change dynamically. This requires a wait time of 1.5 μ s to 5 μ s after a dynamic clock frequency increase (or decrease) before the DCS loop is relocked to the input signal. During the period that the loop is not locked, the DCS loop is bypassed and the internal device timing is dependent on the duty cycle of the input clock signal. In such applications, it may be appropriate to disable the duty cycle stabilizer. In all other applications, enabling the DCS circuit is recommended to maximize ac performance.

Clock Jitter Considerations


High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency (f_A) due only to aperture jitter (t_J) can be calculated by

SNR Degradation = $20 \times \log 10(1/2 \times \pi \times f_A \times t_J)$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter. IF undersampling applications are particularly sensitive to jitter (see Figure 47).

The clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9259. Power supplies for clock drivers should be separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators are the best clock sources. If the clock is generated from another type of source (by gating, dividing, or another method), it should be retimed by the original clock during the last step.

Refer to the AN-501 Application Note and to the AN-756 Application Note for more in-depth information about jitter performance as it relates to ADCs at www.analog.com.



Power Dissipation and Power-Down Mode

As shown in Figure 48, the power dissipated by the AD9259 is proportional to its sample rate. The digital power dissipation does not vary significantly because it is determined primarily by the DRVDD supply and bias current of the LVDS output drivers.




Figure 48. Supply Current vs. f_{SAMPLE} for f_{IN} = 10.3 MHz, f_{SAMPLE} = 50 MSPS

Data Sheet

By asserting the PDWN pin high, the AD9259 is placed into power-down mode. In this state, the ADC typically dissipates 3 mW. During power-down, the LVDS output drivers are placed into a high impedance state. If any of the SPI features are changed before the power-down feature is enabled, the chip continues to function after PDWN is pulled low without requiring a reset. The AD9259 returns to normal operating mode when the PDWN pin is pulled low. This pin is both 1.8 V and 3.3 V tolerant.

In power-down mode, low power dissipation is achieved by shutting down the reference, reference buffer, PLL, and biasing networks. The decoupling capacitors on REFT and REFB are discharged when entering power-down mode and must be recharged when returning to normal operation. As a result, the wake-up time is related to the time spent in the power-down mode: shorter cycles result in proportionally shorter wake-up times. With the recommended 0.1 μ F and 2.2 μ F decoupling capacitors on REFT and REFB, approximately 1 sec is required to fully discharge the reference buffer decoupling capacitors and approximately 375 μ s is required to restore full operation.

There are several other power-down options available when using the SPI. The user can individually power down each channel or put the entire device into standby mode. The latter option allows the user to keep the internal PLL powered when fast wake-up times (~600 ns) are required. See the Memory Map section for more details on using these features.

Digital Outputs and Timing

The AD9259 differential outputs conform to the ANSI-644 LVDS standard on default power-up. This can be changed to a low power, reduced signal option (similar to the IEEE 1596.3 standard) via the SDIO/ODM pin or SPI. The LVDS standard can further reduce the overall power dissipation of the device by approximately 17 mW. See the SDIO/ODM Pin section or Table 16 in the Memory Map section for more information. The LVDS driver current is derived on-chip and sets the output current at each output equal to a nominal 3.5 mA. A 100 Ω differential termination resistor placed at the LVDS receiver inputs results in a nominal 350 mV swing at the receiver.

The AD9259 LVDS outputs facilitate interfacing with LVDS receivers in custom ASICs and FPGAs for superior switching performance in noisy environments. Single point-to-point net topologies are recommended with a 100 Ω termination resistor

placed as close to the receiver as possible. If there is no far-end receiver termination or there is poor differential trace routing, timing errors may result. To avoid such timing errors, it is recommended that the trace length be less than 24 inches and that the differential output traces be close together and at equal lengths. An example of the FCO and data stream with proper trace length and position is shown in Figure 49.




Figure 49. LVDS Output Timing Example in ANSI-644 Mode (Default)

An example of the LVDS output using the ANSI-644 standard (default) data eye and a time interval error (TIE) jitter histogram with trace lengths less than 24 inches on standard FR-4 material is shown in Figure 50. Figure 51 shows an example of trace lengths exceeding 24 inches on standard FR-4 material. Notice that the TIE jitter histogram reflects the decrease of the data eye opening as the edge deviates from the ideal position. It is the user's responsibility to determine if the waveforms meet the timing budget of the design when the trace lengths exceed 24 inches. Additional SPI options allow the user to further increase the internal termination (increasing the current) of all four outputs to drive longer trace lengths (see Figure 52). Even though this produces sharper rise and fall times on the data edges and is less prone to bit errors, the power dissipation of the DRVDD supply increases when this option is used. In addition, notice in Figure 52 that the histogram is improved compared with that shown in Figure 51. See the Memory Map section for more details.




Figure 50. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths Less than 24 Inches on Standard FR-4, External 100 Ω Far Termination Only




Figure 51. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths Greater than 24 Inches on Standard FR-4, External 100 Ω Far Termination Only

EYE: ALL BITS 400 ULS: 9599/15599 EYE DIAGRAM VOLTAGE (V) 200 0 -200 -400 –1.0ns –0.5ns 0ns 0.5ns 1.0ns 100 TIE JITTER HISTOGRAM (Hits) 50 _150ps _50ps -100ps 0ps 50ps 150ps 100ps

Figure 52. Data Eye for LVDS Outputs in ANSI-644 Mode with 100Ω Internal Termination on and Trace Lengths Greater than 24 Inches on Standard FR-4, External 100Ω Far Termination Only

The format of the output data is offset binary by default. An example of the output coding format can be found in Table 8. To change the output data format to twos complement, see the Memory Map section.

Table 8. Digital Output Coding

| Table 8. Digital Output Couling | | | |
|---------------------------------|--|--|--|
| Code | (VIN + x) – (VIN – x), Input Span = 2 V p-p (V) | Digital Output Offset Binary (D13 D0) | |
| 16383 | +1.00 | 11 1111 1111 1111 | |
| 8192 | 0.00 | 10 0000 0000 0000 | |
| 8191 | -0.000122 | 01 1111 1111 1111 | |
| 0 | -1.00 | 00 0000 0000 0000 | |

Data from each ADC is serialized and provided on a separate channel. The data rate for each serial stream is equal to 14 bits times the sample clock rate, with a maximum of 700 Mbps (14 bits \times 50 MSPS = 700 Mbps). The lowest typical conversion rate is 10 MSPS. However, if lower sample rates are required for a specific application, the PLL can be set up via the SPI to allow encode rates as low as 5 MSPS. See the Memory Map section for details on enabling this feature.

Data Sheet