imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Integrated, Dual RF Transceiver with Observation Path

Data Sheet

AD9375

FEATURES

Dual differential Tx Dual differential Rx Observation receiver with 2 inputs Fully integrated, ultralow power DPD actuator and adaptation engine for PA linearization Sniffer receiver with 3 inputs Tunable range: 300 MHz to 6000 MHz Linearization signal BW to 40 MHz Tx synthesis BW to 250 MHz Rx BW: 8 MHz to 100 MHz Supports FDD and TDD operation Fully integrated independent fractional-N RF synthesizers for Tx, Rx, ORx, and clock generation JESD204B digital interface

APPLICATIONS

3G/4G small cell base transceiver station (BTS) 3G/4G massive MIMO/active antenna systems

GENERAL DESCRIPTION

The AD9375 is a highly integrated, wideband radio frequency (RF) transceiver offering dual-channel transmitters (Tx) and receivers (Rx), integrated synthesizers, a fully integrated digital predistortion (DPD) actuator and adaptation engine, and digital signal processing functions. The IC delivers a versatile combination of high performance and low power consumption required by 3G/4G small cell and massive multiple input, multiple output (MIMO) equipment in both frequency division duplex (FDD) and time division duplex (TDD) applications. The AD9375 operates from 300 MHz to 6000 MHz, covering most of the licensed and unlicensed cellular bands. The DPD algorithm supports linearization on signal bandwidths up to 40 MHz depending on the power amplifier (PA) characteristics (for example, two adjacent 20 MHz carriers). The IC supports Rx bandwidths up to 100 MHz. It also supports observation receiver (ORx) and Tx synthesis bandwidths up to 250 MHz to accommodate digital correction algorithms.

The transceiver consists of wideband direct conversion signal paths with state-of-the-art noise figure and linearity. Each complete Rx and Tx subsystem includes dc offset correction, quadrature error correction (QEC), and programmable digital filters, eliminating the need for these functions in the digital baseband. Several auxiliary functions such as an auxiliary analog-to-digital converter (ADC), auxiliary digital-to-analog converters (DACs), and generalpurpose input/outputs (GPIOs) are integrated to provide additional monitoring and control capability.

An ORx channel with two inputs is included to monitor each Tx output and implement calibration applications. This channel also connects to three sniffer receiver (SnRx) inputs that can monitor radio activity in different bands.

The high speed JESD204B interface supports lane rates up to 6144 Mbps. Four lanes are dedicated to the transmitters and four lanes are dedicated to the receiver and observation receiver channels.

The fully integrated phase-locked loops (PLLs) provide high performance, low power, fractional-N frequency synthesis for the Tx, the Rx, the ORx, and the clock sections. Careful design and layout techniques provide the isolation demanded in high performance base station applications. All voltage controlled oscillator (VCO) and loop filter components are integrated to minimize the external component count.

The device contains a fully integrated, low power DPD actuator and adaptation engine for use in PA linearization. The DPD feature enables use of high efficiency PAs, significantly reducing the power consumption of small cell base station radios while also reducing the number of JESD204B lanes necessary to interface with baseband processors.

A 1.3 V supply is required to power the AD9375 core, and a standard 4-wire serial port controls it. Other voltage supplies provide proper digital interface levels and optimize transmitter and auxiliary converter performance. The AD9375 is packaged in a 12 mm \times 12 mm, 196-ball chip scale ball grid array (CSP_BGA).

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

TABLE OF CONTENTS

Features 1
Applications1
General Description
Revision History
Functional Block Diagram
Specifications
Current and Power Consumption Specifications10
Timing Specifications12
Absolute Maximum Ratings14
Reflow Profile14
Thermal Resistance14
ESD Caution14
Pin Configuration and Function Descriptions15
Typical Performance Characteristics
700 MHz Band 18
2.6 GHz Band
3.5 GHz Band
5.5 GHz Band

Theory of Operation 56 Power Supply Sequence 58 Digital Predistortion (DPD) 59 Ordering Guide 61

REVISION HISTORY

3/2017—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM



Figure 1.

SPECIFICATIONS

Electrical characteristics at ambient temperature range, VDDA_SER = 1.3 V, VDDA_DES = 1.3 V, JESD_VTT_DES = 1.3 V, VDDA_1P3¹ = 1.3 V, VDIG = 1.3 V, VDDA_1P8 = 1.8 V, VDD_IF = 2.5 V, and VDDA_3P3 = 3.3 V; all RF specifications based on measurements that include printed circuit board (PCB) and matching circuit losses, unless otherwise noted.

Table 1.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
TRANSMITTERS (Tx)						
Center Frequency		300		6000	MHz	
Tx Large Signal Bandwidth (BW)						
Normal Operation				100	MHz	
DPD Activated				40	MHz	
Tx Synthesis BW ²				250	MHz	Wider bandwidth for use in
,						digital processing algorithms
BW Flatness			±0.5		dB	250 MHz BW, compensated by programmable finite impulse response (nFIB) filter
			±0.15		dB	Any 20 MHz BW span, compensated by pFIR filter
Deviation from Linear Phase			10		Degrees	250 MHz BW
Power Control Range		0		42	dB	Increased calibration time, reduced QEC ³ , LOL ⁴ performance beyond 20 dB
Power Control Resolution			0.05		dB	
ACLR ⁵ (Four Universal Mobile Telecommunications System (LIMTS) Carriers)						–11.2 dBFS rms, 0 dB RF attenuation
700 MHz Local Oscillator (LO)			-64		dB	
2600 MHz LO			-64		dB	
3500 MHz LO			-63		dB	
5500 MHz LO			-61		dB	
In Band Noise			_155			
Ty to Ty Isolation			155		GDI 5 /112	
700 MHz I O			70		dB	
2600 MHz LO			65		dB	
3500 MHz LO			65		dB	
5500 MHz LO			50		dB	
Image Rejection			50			Up to 20 dB RF attenuation, within large signal BW, QEC ³ active
700 MHz LO			65		dB	
2600 MHz LO			65		dB	
3500 MHz LO			65		dB	
5500 MHz LO			50		dB	
Maximum Output Power						0 dBFS, 1 MHz signal input, 50 Ω load, 0 dB RF attenuation
700 MHz LO			7		dBm	
2600 MHz LO			7		dBm	
3500 MHz LO			6		dBm	
5500 MHz LO			4		dBm	
Output Third-Order Intercept Point	OIP3					–5 dBFS rms, 0 dB RF attenuation
700 MHz LO			27		dBm	
2600 MHz LO			27		dBm	
3500 MHz LO			25		dBm	
5500 MHz LO			25		dBm	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Carrier Leakage						After calibration, LOL correction active, CW ⁷ input signal, 3 dB RF and 3 dB digital attenuation, 40 kHz measurement BW
700 MHz LO			-81		dBFS ⁶	
2600 MHz LO			-81		dBFS ⁶	
3500 MHz I O			-81		dBES ⁶	
5500 MHz LO			-75		dBFS ⁶	
Error Vector Magnitude (3GPP Test Signals)	EVM					Long-term evolution (LTE) 20 MHz downlink, 5 dB RF attenuation
700 MHz LO			-45		dB	
2600 MHz I O			-39		dB	
3500 MHz I O			-38.5		dB	
5500 MHz I O			-37.5		dB	
Output Impedance			50		Ω	Differential
RECEIVERS (Rx)						
Center Frequency		300		6000	MHz	
Gain Range		0		30	dB	
Analog Gain Step			0.5		dB	
BW Ripple			±0.5		dB	100 MHz BW, compensated by programmable FIR filter
			±0.2		dB	Any 20 MHz span, compensated by programmable FIR filter
Rx Bandwidth		8		100	MHz	Analog low-pass filter (LPF) BW is 20 MHz minimum, programmable FIR BW configurable over the entire range
Rx Alias Band Rejection		75			dB	Due to digital filters
Maximum Recommended Input Power ⁸ Noise Figure	NF		-14		dBm	Input is a CW ⁷ signal at a 0 dB attenuation setting; this level increases decibel for decibel with attenuation Maximum Bx gain at Bx port
Noise rigure						matching losses de-embedded
700 MHz LO			12		dB	
2600 MHz LO			13.5		dB	
3500 MHz LO			14		dB	
5500 MHz LO			18		dB	
Input Third-Order Intercept Point	IIP3					Maximum Rx gain, third- order intermodulation (IM3) 1 MHz offset from LO
700 MHz LO			22		dBm	
2600 MHz LO			22		dBm	
3500 MHz LO			20		dBm	
5500 MHz LO			20		dBm	
Input Second-Order Intercept Point	IIP2					Maximum Rx gain, second- order intermodulation (IM2) 1 MHz offset from LO
700 MHz LO			65		dBm	
2600 MHz LO			65		dBm	
3500 MHz LO			65		dBm	
5500 MHz LO			57		dBm	

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions/Comments
Image Rejection						QEC ³ active, within Rx BW
700 MHz LO			75		dB	
2600 MHz LO			75		dB	
3500 MHz LO			75		dB	
5500 MHz LO			75		dB	
Input Impedance			200		Ω	Differential
Tx1 to Rx1 Signal Isolation and						
			68		dB	
			69		dB	
			62		dB	
			60		dP	
5500 MHZ LO			00		uв	
Tx2 to Rx1 Signal Isolation						
700 MHz LO			70		dB	
2600 MHz LO			70		dB	
3500 MHz LO			62		dB	
5500 MHz LO			60		dB	
Rx1 to Rx2 Signal Isolation						
700 MHz LO			60		dB	
2600 MHz LO			60		dB	
3500 MHz LO			60		dB	
5500 MHz LO			60		dB	
Rx Band Spurs Referenced to			-95		dBm	No more than one spur at
Rx LO Leakage at Rx Input at Maximum Gain						BW; excludes harmonics of the reference clock Leakage decreases decibel for decibel with attenuation for first 12 dB
700 MHz LO			-65		dBm	
2600 MHz LO			-65		dBm	
3500 MHz LO			-62		dBm	
5500 MHz LO			-62		dBm	
OBSERVATION RECEIVER (ORx)						
Center Frequency		300		6000	MHz	
Gain Range		0		18	dB	
Analog Gain Step			1		dB	
BW Ripple			±0.5		dB	250 MHz RF BW, compensated
						by programmable FIR filter
Deviation from Linear Phase			10		Degrees	250 MHz RF BW
ORx Bandwidth				250	MHz	
ORx Alias Band Rejection		60			dB	Due to digital filters
Maximum Recommended Input Power ⁸			-13		dBm	Input is a CW ⁷ signal at 0 dB attenuation setting; this level increases decibel for decibel with attenuation
Signal-to-Noise Ratio ⁹	SNR					Maximum gain at ORx port
700 MHz LO			60		dB	
2600 MHz LO			60		dB	
3500 MHz LO			60		dB	
5500 MHz LO			59		dB	200 MHz BW, 245.76 MSPS

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Input Third-Order Intercept Point	IIP3					Maximum ORx gain, IM3 1 MHz offset from LO
700 MHz LO			22		dBm	
2600 MHz LO			22		dBm	
3500 MHz LO			18		dBm	
5500 MHz LO			18		dBm	
Input Second-Order Intercept Point	IIP2					Maximum ORx gain, IM2 1 MHz offset from LO
700 MHz LO			65		dBm	
2600 MHz LO			65		dBm	
3500 MHz LO			65		dBm	
5500 MHz LO			60		dBm	
Image Rejection						After online tone calibration
700 MHz LO			65		dB	
2600 MHz LO			65		dB	
3500 MHz LO			65		dB	
5500 MHz LO			65		dB	
Input Impedance			200		Ω	Differential
Tx1 to ORx1 Signal and Tx2 to ORx2 Signal Isolation						
700 MHz LO			70		dB	
2600 MHz LO			70		dB	
3500 MHz LO			70		dB	
5500 MHz LO			70		dB	
Tx1 to ORx2 Signal and Tx2 to ORx1 Signal Isolation						
700 MHz LO			70		dB	
2600 MHz LO			70		dB	
3500 MHz LO			70		dB	
5500 MHz LO			70		dB	
SNIFFER RECEIVER (SnRx)						
Center Frequency		300		6000	MHz	
Gain Range		0		52	dB	
Analog Gain Step			1		dB	
BW Ripple			±0.5		dB	20 MHz RF BW, compensated by programmable FIR filter
Rx Bandwidth				20	MHz	
Rx Alias Band Rejection		60			dB	Due to digital filters
Maximum Recommended Input Power ⁸			-26		dBm	Input is a CW ⁷ signal at 0 dB attenuation setting
Noise Figure	NF					Maximum gain at SnRx port, matching losses de-embedded
700 MHz LO			5		dB	
2600 MHz LO			5		dB	
3500 MHz LO			7		dB	
Input Third-Order Intercept Point	IIP3					Maximum gain, IM3 1 MHz offset from LO, gain control limited to the first 20 steps
700 MHz LO			1		dBm	
2600 MHz LO			1		dBm	
3500 MHz LO			1		dBm	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Input Second-Order Intercept Point	IIP2					Maximum gain, IM2 1 MHz offset from LO, gain control
700 MHz I O			45		dBm	infined to the inst 20 steps
2600 MHz LO			45		dBm	
3500 MHz I O			45		dBm	
Image Rejection			15		abiii	After online tone calibration
700 MHz LO			75		dB	
2600 MHz I O			75		dB	
3500 MHz LO			75		dB	
Input Impedance			400		0	Differential
Tx1 to SnRx Signal and Tx2 to SnRx Signal Isolation			100			Applies to each SnRx input
700 MHz LO			60		dB	
2600 MHz LO			60		dB	
3500 MHz LO			60		dB	
LO SYNTHESIZER						
LO Frequency Step			2.3		Hz	1.5 GHz to 3 GHz, 76.8 MHz phase frequency detector (PFD) frequency
LO Spur			-80		dBc	Excludes integer boundary spurs 1 kHz to 100 MHz
Spot Phase Noise						
700 MHz LO						
10 kHz			-104		dBc	
100 kHz			-107		dBc	
1 MHz			–133		dBc	
2600 MHz LO						
10 kHz			-93		dBc	
100 kHz			-97		dBc	
1 MHz			–123		dBc	
3500 MHz LO						
10 kHz			-91		dBc	
100 kHz			-97		dBc	
1 MHz			–123		dBc	
5500 MHz LO						
10 kHz			-98		dBc	
100 kHz			-100		dBc	
1 MHz			-110		dBc	
Integrated Phase Noise						Integrated from 1 kHz to 100 MHz
700 MHz LO			0.20		°rms	
2600 MHz LO			0.49		°rms	
3500 MHz LO			0.55		°rms	
5500 MHz LO			0.75		°rms	
EXTERNAL LO INPUT						
Input Frequency	f _{extlo}	600		8000	MHz	Input frequency must be 2× the desired LO frequency
Input Signal Power		0	3	6	dBm	50 Ω matching at the source

REFERENCE CLOCK (DEV. CLK. IN SIGNAL). Frequency Range 10 320 WHz Vp-p Signal Level 0.3 2.0 WHz Vp-p ALVALLARY CONVERTERS 0.3 2.0 WHz ADC ADC Resolution 12 Bits Input Voltage 0.25 V MAXimum 0.25 V DAC 2.0 V Maximum 0.25 V DAC Resolution 10 Bits Includes four offset levels V Reference voltage (Vm) = 1 V Maximum 0.5 V Reference voltage (Vm) = 1 V Output Voltage 10 mA No DicitAL SPECIFICATIONS (CMOS), GPIO x, RN L, CSR, REST VD IF x VD UF x Low Level 0 VD2.IF x V Low Level -10 +10 µA Low Level 0 VD2.IF x V Low Level 0 VD2.IF x V </th <th>Parameter</th> <th>Symbol</th> <th>Min</th> <th>Тур</th> <th>Max</th> <th>Unit</th> <th>Test Conditions/Comments</th>	Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Frequency Range Signal Level 10 320 MHz V p. p AC coupled, common mode votage (M, p) = 01 m/t for best sputous performance, use a <1 V p. p input clock AUXILIARY CONVERTERS ADC ACK Resolution 12 Bits Includes four offset levels Minimum 0.25 V Maximum 3.05 V DAC 10 Bits Includes four offset levels Output Voltage 0.5 V Reference voltage (V _{su}) = 1 V Minimum 0.5 V Reference voltage (V _{su}) = 1 V Maximum 3.0 V Reference voltage (V _{su}) = 1 V Minimum 0.5 V Reference voltage (V _{su}) = 1 V Minimum 0.5 V Reference voltage (V _{su}) = 1 V Output Voltage 10 mA Vu_u = 2.5 V Iordiffat. SPECIFICATIONS (CMOS), GPIO x, RN1. ENABLE, TYZ ENABLE, SYNCINBA, SYNCOLTBA (ef) INTERVUT, SOID, SOD, SCLK, CSB, RESET Logic Input S VDD_IF × VDD_IF × Low Level -10 +10 µA µA Low Level 0 VDD_IF × V Uptur Voltage High Level -10 +10 µA Low Level 0 02 mV Dictric SpecificATIONS (MOS), SYNCINBA ENT SYNCINBA, SYNCINBA, SYNCINBA, SYNCINBA, SYNCINBA, SYNCINBA, SYNCINBA, SYNCINBA, SYNCINBA, SYN	REFERENCE CLOCK (DEV_CLK_IN SIGNAL)						
Signal Level 0.3 2.0 V p-p Accoupled, common-mode voltage (V,p-1 = 018 m/) for best spuntous performance, use a <1 V p-p input clock	Frequency Range		10		320	MHz	
AUMLLARY CONVERTERS veltage (V _m) = 618 m/V, for best sputicos performance, use a <1 ∨ p-p input clock	Signal Level		0.3		2.0	V p-p	AC-coupled, common-mode
AUXILIARY CONVERTERS ADC Input Voltage Bits Bits ADC ADC Resolution 12 Bits Indudes four offset levels Maximum 0.25 V DAC DAC Bits Includes four offset levels Output Voltage 10 Bits Includes four offset levels Output Voltage 0.5 V V Maximum 0.30 mA DiGTAL SPECIFICATIONS (CMOS), GPIO 2, RFL INABLE, TX2 ENABLE, TX1 ENABLE, TX2 ENABLE, ENABLE, TX2 ENABLE, TX1 ENABLE, TX2 ENABLE, TX1 ENABLE, TX2 ENABLE, ENABLE, TX2 ENABLE, TX1 ENABLE, TX2							voltage $(V_{CM}) = 618 \text{ mV}$; for best spurious performance, use a <1 V p-p input clock
ACC MC Resolution input Voltage Includes four offset levels Minimum 0.25 V Maximum 3.05 V DAC Resolution 10 Bits Includes four offset levels Output Voltage 0.5 V Reference voltage (V _{set}) = 1V Maximum 0.5 V Reference voltage (V _{set}) = 1V Maximum 0.5 V Reference voltage (V _{set}) = 1V Maximum 0.5 V Reference voltage (V _{set}) = 1V Diofital SPECIATIONS (CMOS), GPIO x. RX1 ENABLE, RX2 ENABLE, SYNC(INBx+, SYNCOUTBO, GP, INTERNUPT, SOIO, SOD, SCLK, CSB, RESET ND N Logic InputS input Voltage 0 VDD_IF × 0.2 V N High Level 0 0.2 N N Low Level 0 0.2 N N Output Voltage -10 +10 µA N High Level 0.0 VDD_IF × V N Low Level 0.0 VDD_IF × V N Dintrue Capability 0 -10	AUXILIARY CONVERTERS						
ADC Resolution12BitsInput Voltage0.25VMaximum3.05VDAC3.05VDAC10BitsOutput Voltage0.5VMinimum0.5VMaximum3.0VMaximum3.0VMaximum3.0VDiGTAL SPECIFICATIONS (CMOS), GPIO x, RNL ENNABLE, TX2 ENNABLE, TX1. ENNABLE, ENNABLE, T	ADC						
Input Voltage 0.25 V Maximum 0.25 V DAC V V DAC Resolution 10 Bits Includes four offset levels Output Voltage 0.5 V Reference voltage (V _{Ru}) = 1 V Minimum 3.0 V Reference voltage (V _{Ru}) = 1 V Miximum 3.0 V Reference voltage (V _{Ru}) = 1 V Miximum 3.0 V V DIGTAL SPECIATIONS (CMOS), GPIO x, RX1 ENABLE, TX2 ENABLE, SYNCINBA-, GP. INTERUPT, SDIO, SDO, SCLV, CSR, RESET VDD_IF x VDD_IF x Logic Inputs VDD_IF x VDD_IF x V Input Voltage -10 +10 µA High Level -10 +10 µA Low Level 0.8 VDD_IF x V Output Voltage -10 +10 µA High Level -10 +10 µA Low Level 0.8 mM - DIGTAL SPECIATIONS (UDS), SYNCINBEX (PARS) -10 mA Input Outage -10 +10 µA Low Level 0.8 mM Differential Not Input Voltage -10 mM Differential Notifies -10 mM Input Vol	ADC Resolution			12		Bits	
Minimum 0.25 3.05 V DAC 3.05 V DAC Resolution 10 Bits Includes four offset levels Output Voltage 0.5 V Reference voltage (V _{ger}) = 1.V Maximum 3.0 V Reference voltage (V _{ger}) = 1.V Maximum 3.0 V Reference voltage (V _{ger}) = 1.V Maximum 3.0 V Reference voltage (V _{ger}) = 1.V DIGITAL SPECIFICATIONS (CMOS), GPIO s, RK LENABLE, TX 2 ENABLE, TX1 ENABLE, TX2 ENA	Input Voltage						
Maximum3.05VDACDAC Resolution10BitsIncludes four offset levelsOutput Voltage0.5VReference voltage (V _{app}) = 1 VMaximum3.0VVV _{Bap} = 2.5 VMaximum3.0mAMaximumDIGITAL SPECIFICATIONS (CMOS), GPIO x, RX1 ENABLE, TX2 ENABLE, STNCINBS+, SVINCOUTBO, GPI INTERUPT, SDIO, SDO, SCLK, CSB, RESETImput VDD_IF xVDD_IFLogic InputsVDD_IF xVDD_IF xVImput VoltageHigh Level0VDD_IF xVLow Level-10+10µALogic Output Voltage-10+10µAHigh Level0VDD_IF xVOutput Voltage-10+10µALow LevelVDD_IF xVDVDDrive CapabilityBE251675mVDrive CapabilityBE251675mVInput Voltage-100+100mVInput Voltage-100+100mVInput Voltage-100+100mVEach differential input in the par Input Voltage8251675mVInput Voltage Range8251675mVInput Offerential Input Impedance100mVEach differential input in the par Input VoltageHigh1025mVmVDifferential Input Impedance11250mVDifferential Input Impedance11250mV	Minimum			0.25		V	
DAC Bits Includes four offset levels Duty Voltage 10 Bits Includes four offset levels Minimum 0.5 V Reference voltage (Vgr) = 1 V Maximum 3.0 mA Reference voltage (Vgr) = 1 V DIGITAL SPECIFICATIONS (CMOS), GPIO_X, KX1_ENABLE, TX2_ENABLE, TX1_ENABLE, TX2_ENABLE, TX1_ENABLE, TX2_ENABLE, TX1_ENABLE, TX2_ENABLE, TX1_ENABLE, TX2_ENABLE, TX1_ENABLE, High Level VDD_IF × VDD_IF Logic Inputs 0 VDD_IF × VDD_IF × V Input Current 0 VDD_IF × V High Level -10 +10 µA Logic Outputs -10 +10 µA Output Voltage -10 +10 µA High Level QUD_IF × V VD_IF × Low Level -10 +10 µA Low Level -10 +10 µA Low Level 0.2 WD_IF × V Drive Capability 3 mA Each differential input in the pair Input Differential Input 100 mA Each differential input in the pair Notarian -100 +100 mV Each differential input in the pair Input Voltage -100 +100 mV Each diff	Maximum			3.05		V	
DAC ResolutionIncludes four offset levelsOutput Voltage0.5VReference voltage (V _{ger}) = 1 VMaximum3.0VVVDiffer Capability10mAVDIGITAL SPECIFICATIONS (CMOS), GPIO_X, IX1_ENABLE, TX2_ENABLE, SYNCINBX+, SUNO, SDO, SCLK, CSB, RESETIncludes four offset levelsIncludes four offset levelsLogic InputsVDD_IF XVDD_IFVVInput VoltageVDD_IF XVDD_IF XVHigh Level0VDD_IF XVLow Level-10+10µAHigh Level0.80.8Input VoltageOutput Voltage-10+10µAHigh Level0.80.2Input CurrentHigh Level0.8VDD_IF XVOutput Voltage-10+10µALow Level0.8VDD_IF XVOutput Voltage-10+10µAInput Current0.8VDD_IF XVUser LevelVDD_IF XVInput CurrentHigh LevelVDD_IF XVInput CurrentDifferential SPECIFICATIONS (LVDS), SYSREF.INx±, SYNCUTB0±, SYNCUTS±, SYNCUTB0±, SYNCUTB0±, SYNCUTS±8251675mVInput Voltage Range8251675mVInternal termination enabledInput Offsrential Input100-10nnInput Voltage-101375mVInternal termination enabledInput Voltage-102-100mVIn	DAC						
Output Voltage v Reference voltage (V _{agi}) = 1V Minimum 3.0 V Reference voltage (V _{agi}) = 1V Drive Capability 10 mA v DiGTAL SPECIFICATIONS (CMOS), GPD x, RX1_ENABLE, RX2_ENABLE, TX1_ENABLE, RX2_ENABLE, TX1	DAC Resolution			10		Bits	Includes four offset levels
Minimum0.5VReference voltage (V _{ec}) = 1 VMaximum3.0VVVDrive Capability10mADIGTAL SPECIFICATIONS (CMOS), GPIO =, KP. LNABLE, TX2 ENABLE, TX1_ENABLE, TX2 ENABLE, SYNCINBX+, SYNCOUTBO+, GP. JINTERRUPT, SDIO, SDO, SCLK, CSB, RESETImput Solution (Comparison)Imput Solution (Comparison)Logic Inputs Input VoltageVDD_IF × 0.8VDD_IF × 0.2VImput Solution (Comparison)Input Current High Level-10+10 0.8µALow Level-10+10 0.8µAOutput VoltageVDD_IF × 0.8VVLow Level0.0 0.2VDD_IF × 0.2VDig Computs Output VoltageVDD_IF × 0.8VDig Computs Dotate Synchronic (Strops), SYNERFINAL SPECIFICATIONS (WDS), SYNERFINAL SPECIFICATIONS (WDS), SY	Output Voltage						
Maximum3.0VV _{es} : = 2.5 VDiGITAL SPECIFICATIONS (CMOS), GPIO_X, RX1_ENABLE, TX2 ENABLE, STX1_ENABLE, TX2 ENABLE, TX2 ENABLE, STX1_ENABLE, TX2 ENABLE, STX1_ENABLE, TX2 ENABLE, TX2 ENABLE,	Minimum			0.5		V	Reference voltage (V _{REF}) = 1 V
Drive Capability 10 mA DIGITAL SPECIFICATIONS (CMOS), GPIO _, RN I_ENABLE, RX2_ENABLE, TX1_ENABLE, TX2_ENABLE, TX1_ENABLE, TAUENDA, TX2_ENABLE, TAUENDA, TX2_ENABLE, TAUENDA, TX2_ENABLE, TAUENDA, TX2_ENABLE, TX2_ENABLE, TX1_ENABLE, TX2_ENABLE, TX1	Maximum			3.0		V	$V_{REF} = 2.5 V$
DIGTAL SPECIFICATIONS (CMOS), GPIO x, RX ENABLE, RX2_ENABLE, SYNCIUBS+, SYNCOUTBOH, GP_INTERRUPT, SDIO, SDO, SCLK, CSB, RESET Logic Inputs Input Voltage High Level 0 VDD_IF x 0,2 VDD_IF x 0,2 VDD_IF x V 0,2 Input Current High Level -10 +10 µA Low Level -10 +10 µA Low Level -10 +10 µA VDD_IF x V 0,2 VDD_IF x V 0,2 VDIF x V 0,2	Drive Capability			10		mA	
Logic Inputs Input Voltage High Level VDD_IF × VDD_IF V 0.8 Low Level 0 VDD_IF × V 0.2 Input Current High Level -10 +10 μA Low Level -10 +10 μA Low Level -10 +10 μA Logic Outputs Voltage High Level VDD_IF × V 0.8 VDD_IF × V 0.2 mA Each differential input in the pair Input Voltage Range Input Voltage Range Input Voltage Range Input Voltage Range Input Voltage Range Input Voltage Inferential Notage Input Voltage Inferential Notage Inferential Notage	DIGITAL SPECIFICATIONS (CMOS), GPIO_x, RX1_ENABLE, RX2_ENABLE, TX1_ENABLE, TX2 ENABLE, SYNCINBx+, SYNCOUTB0+, GP_INTERRUPT, SDIO_SDO_SCLK_CSB_BESET						
Logic hiputs VDD_IF × VDD_IF V High Level 0 VDD_IF × V Low Level 0 VDD_IF × V Input Current -10 +10 µA High Level -10 +10 µA Low Level 0 VDD_IF × V Output Current -10 +10 µA Logic Outputs -10 +10 µA Output Voltage -10 VDD_IF × V Output Voltage VDD_IF × V V Low Level VDD_IF × V V DiffrAL SPECIFICATIONS (LVDS), SYSREF. INx±, SYNCOUTB0±, SYNCINBx± PAIRS mA Each differential input in the pair Input Voltage Range 825 1675 mV Each differential input in the pair Input Voltage Range 825 1675 mV Internal termination enabled Impedance -100 +100 mV Internal termination enabled Impedance 1375 mV Internal termination enabled High 1225 mV MV	SDIO, SDO, SCER, CSB, RESET						
Input VoltageVDD_IF × 0.8VDD_IF × 0.8VDD_IF × 0.2VLow Level0VDD_IF × 0.2VInput Current-10+10µAHigh Level-10+10µALow Level-10+10µAUcoic Outputs0VDD_IF × 0.8VOutput VoltageVDD_IF × 0.8VVLow LevelVDD_IF × 0.8VVLow LevelVDD_IF × 0.8VVDiGTAL SPECIFICATIONS (LVDS), SYSREF_INX±, SYNCOUTB0±, SYNCINB± PAIRS8251675mVLogic Inputs-100+100mVEach differential input in the pair nput VoltageInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range100-100mVInternal termination enabledImpedance-100+100mVInternal termination enabledLogic Outputs-102-1375mVHigh1025mVmVLow1025mVmV							
Inigh LevelVDD_IF X 0.8VDD_IF X 0.8V 0.8Low Level0VDD_IF X 0.2V 0.2Input Current-10+10µAHigh Level-10+10µALow Level-10+10µALogic OutputsVDD_IF X 0.8VVOutput VoltageVDD_IF X 0.8VVLow LevelVDD_IF X 0.8VVLow LevelVDD_IF X 0.8VVDidTAL SPECIFICATIONS (LVDS), SYSREF_INX±, SYNCOUTB0±, SYNCIDASE* PAIRS Logic Inputs8251675mVInput Voltage Range8251675mVEach differential input in the pair mVInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range8251675mVEach differential input in the pairInput Voltage-100+100mVInternal termination enabledImpedance100-1375mVLow1025mVmVDifferential1220mV						V	
Low Level0VDD_IF × D02_IF × VD_IF × VD2_IF × VD2_IF × VD2_IF × VD2_IF × VD2_IF × Output VoltageVHigh Level-10+10µALogic Outputs Output Voltage High LevelVDD_IF × 0.8VLow LevelVDD_IF × 0.8VDrive Capability3mADiGTAL SPECIFICATIONS (LVDS), SYSREF_INX±, SYNCOUTB0±, SYNCINBx± PAIRS8251675Input Voltage Range Input Voltage Range8251675mVInput Differential Input Impedance-100+100mVInput Voltage High-100101ΩInput Voltage Impedance100ΩInternal termination enabledHigh Low1025mV1375Offset1220mVmV	High Level		0.8		VDD_IF	V	
Input Current-10+10μAHigh Level-10+10μALow Level-10+10μALogic Outputs-10+10μAOutput VoltageVDD_IF ×VHigh LevelVDD_IF ×VLow LevelVDD_IF ×VDiffTAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRSMADiGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS8251675Input Voltage Range8251675mVInput Voltage Range8251675mVInput Differential Voltage-100+100mVReceiver Differential Input Impedance100ΩInternal termination enabledLogic Outputs1001375mVHigh1025mVmVDifferential1200mV	Low Level		0		VDD_IF × 0.2	V	
High Level-10+10μALow Level-10+10μALogic Outputs-10+10μAOutput VoltageVDD_IF ×High LevelVDD_IF ×V-Low Level0.8VDD_IF ×VDrive Capability3mADIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS Logic Inputs8251675mVInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range100+100mVEach differential input in the pairInput Voltage Range1001375mVEach differential input in the pairImpedance1025mV1375mVLow1025mVmVHighLow1025mVmVOffset1200mV	Input Current						
Low Level-10+10μALogic Outputs-10+10μAOutput VoltageVDD_IF ×VHigh LevelVDD_IF ×VLow LevelVDD_IF ×VDirve Capability-mADIGITAL SPECIFICATIONS (LVDS), SYSREF_INX±, SYNCOUTB0±, SYNCINB± PAIRS Logic Inputs8251675Input Voltage Range8251675mVInput Voltage Range8251675mVInput Differential Voltage-100+100mVReceiver Differential Input Impedance100ΩInternal termination enabledLogic Outputs1001375mVOutput Voltage1025mVmVDifferential1220mV	High Level		-10		+10	μA	
Logic OutputsVDD_iF xinternal termination enabledOutput VoltageVDD_iF xVHigh LevelVDD_iF xVLow LevelVDD_iF xVDrive Capability0.2mADIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRSmALogic Inputs8251675mVInput Voltage Range8251675mVInput Voltage Range100+100mVReceiver Differential Voltage-100+100mVReceiver Differential Input100ΩInternal termination enabledImpedance1001375mVUotput Voltage1025mVinternal termination enabledDifferential1025mVinternal termination enabledOffset1200mVmV	Low Level		-10		+10	μΑ	
Output Voltage High LevelVDD_IF × 0.8VLow LevelVDD_IF × 0.2VDrive Capability3mADIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS Logic Inputs8251675Input Voltage Range8251675mVInput Voltage Range8251675mVReceiver Differential Voltage-100+100mVReceiver Differential Input Impedance100ΩInternal termination enabledLogic Outputs1025mVmVOutput Voltage1025mV	Logic Outputs						
High LevelVDD_IF × 0.8VLow Level 0.8 VDD_IF × 0.2VDrive Capability3mADIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS Logic Inputs8251675mVInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range100100ΩInternal termination enabledReceiver Differential Input Impedance1025mVInternal termination enabledLow1025mV0mVOffset1200mVmV	Output Voltage						
Low LevelU.8VDD_IF x 0.2VDrive Capability3mADIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS Logic Inputs8251675mVInput Voltage Range8251675mVEach differential input in the pairInput Differential Voltage Threshold-100+100mVInternal termination enabledReceiver Differential Input Impedance100ΩInternal termination enabledLogic Outputs100mVNInternal termination enabledInput Voltage1025mVmVLow1025mVmVDifferential1200mV	High Level		VDD_IF ×			V	
Drive Capability3mADIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS Logic InputsReceiver Differential VoltageReceiver Differential Input 100mVEach differential input in the pair mVInput Voltage Range8251675mVEach differential input in the pairInput Voltage Range8251675mVEach differential input in the pairInput Differential Voltage-100+100mVThreshold100ΩInternal termination enabledReceiver Differential Input Impedance100ΩLogic Outputs125mVOutput Voltage1225mVDifferential1200mV	Low Level		0.8		VDD_IF ×	v	
DIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS 825 1675 mV Each differential input in the pair Input Voltage Range 825 1675 mV Each differential input in the pair Input Voltage Range -100 +100 mV Internal termination enabled Receiver Differential Input 100 Ω Internal termination enabled Impedance 1025 mV Internal termination enabled Low 1025 mV MV Differential 225 mV Offset 1200 mV	Drive Capability			3	0.2	mA	
Logic Inputs8251675mVEach differential input in the pairInput Differential Voltage-100+100mVEach differential input in the pairInput Differential Input-100+100mVInternal termination enabledReceiver Differential Input100ΩInternal termination enabledImpedance1001375mVLogic Outputs1025mVDifferential1250mV	DIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBX± PAIPS						
Logic inputs8251675mVEach differential input in the pairInput Differential Voltage Threshold-100+100mVInternal termination enabledReceiver Differential Input Impedance100ΩInternal termination enabledLogic Outputs Output Voltage High Low1025mVInternal termination enabledDifferential Offset1025mVDifferential Offset1200mV							
Input Differential Voltage Input Differential Notage-100+100mVLater unreferential mpdt in the pairInput Differential Input Impedance-100+100mVInternal termination enabledLogic Outputs Output Voltage High Low1025mVInternal termination enabled1025mV1025mVDifferential Offset225mVOffset1200mV	Input Voltage Bange		825		1675	m\/	Each differential input in the pair
Input Differential Notage100InvThreshold100ΩReceiver Differential Input Impedance100Logic Outputs100Output Voltage1375High1025Differential225Offset1200			-100		±100	mV	Lacit dinerentiar input in the pair
Receiver Differential Input Impedance100ΩInternal termination enabledLogic Outputs100100100100Output Voltage1025mVLow1025mVDifferential225mVOffset1200mV	Threshold		-100		+100	111V	
Logic OutputsImplementedOutput Voltage1375High1025Differential225Offset1200	Receiver Differential Input			100		Ω	Internal termination enabled
Output Voltage1375High1025Differential225Offset1200							
High1375mVLow1025mVDifferential225mVOffset1200mV	Output Voltage						
Low1025mVDifferential225mVOffset1200mV	High				1375	mV	
Differential 225 mV Offset 1200 mV	Low		1025			mV	
Offset 1200 mV	Differential			225		mV	
	Offset			1200		mV	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DIGITAL SPECIFICATIONS (CMOS), GPIO_3P3_x SIGNALS						
Logic Inputs						
Input Voltage						
High Level		VDDA_ 3P3 × 0.8		VDDA_3P3	V	
Low Level		0		VDDA_ 3P3 × 0.2	V	
Input Current						
High Level		-10		+10	μA	
Low Level		-10		+10	μA	
Logic Outputs						
Output Voltage						
High Level		VDDA_ 3P3 × 0.8			V	
Low Level				VDDA_ 3P3 × 0.2	V	
Drive Capability			4		mA	

¹ VDDA_1P3 refers to all analog 1.3 V supplies including the following: VDDA_BB, VDDA_CLKSYNTH, VDDA_TXLO, VDDA_RXRF, VDDA_RXSYNTH, VDDA_RXVCO, VDDA_RXTX, VDDA_TXSYNTH, VDDA_TXYCO, VDDA_CLK, and VDDA_RXLO

VDDA_RXTX, VDDA_TXSYNTH, VDDA_TXVCO, VDDA_CALPLL, VDDA_SNRXSYNTH, VDDA_SNRXVCO, VDDA_CLK, and VDDA_RXLO. ² Synthesis BW) is the extended bandwidth used by digital correction algorithms to measure conditions and generate compensation.

³ Quadrature error correction (QEC) is the system for minimizing quadrature images of a desired signal.

⁴ Local oscillator leakage (LOL) is a measure of the amount of the LO signal that is passed from a mixer with the desired signal.

⁵ Adjacent channel level reduction (ACLR) is a measure of the amount of power from the desired signal leaking into an adjacent channel.

⁶ dBFS represents the ratio of the actual output signal to the maximum possible output level for a continuous wave output signal at the given RF attenuation setting. ⁷ Continuous wave (CW) is a single frequency signal.

⁸Note that the input signal power limit does not correspond to 0 dBFS at the digital output because of the nature of the continuous time Σ-Δ ADCs. Unlike the hard clipping characteristic of pipeline ADCs, these converters exhibit a soft overload behavior when the input approaches the maximum level.

⁹ Signal-to-noise ratio is limited by the baseband quantization noise.

CURRENT AND POWER CONSUMPTION SPECIFICATIONS

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions / Comments
SUPPLY CHARACTERISTICS					
VDDA_1P3 Analog Supplies ¹	1.267	1.3	1.33	V	
VDIG Supply	1.267	1.3	1.33	V	
VDDA_1P8 Supply	1.71	1.8	1.89	V	
VDD_IF Supply	1.71	1.8	2.625	V	CMOS and LVDS supply, 1.8 V to 2.5 V nominal range
VDDA_3P3 Supply	3.135	3.3	3.465	V	
VDDA_SER, VDDA_DES,	1.14	1.3	1.365	V	
JESD_VTT_DES Supplies					
POSITIVE SUPPLY CURRENT (Rx MODE)					Two Rx channels enabled, Tx upconverter disabled, 100 MHz Rx BW, 122.88 MSPS data rate
VDDA_1P3 Analog Supplies ¹		1055		mA	
VDIG Supply		625		mA	Rx QEC ² enabled, QEC ² engine active
VDD_IF Supply (CMOS and LVDS)		8		mA	
VDDA_3P3 Supply		1		mA	No auxiliary DACs or auxiliary ADCs enabled; if enabled, the auxiliary ADC adds 2.7 mA, and each auxiliary ADC adds 1.5 mA
VDDA_SER, VDDA_DES, JESD_VTT_DES Supplies		375		mA	
Total Power Dissipation		2.70		W	

n	ot	•	С	h	~	~	÷.
υ	dl	d	9	Ц	U	U	Ļ

Parameter	Min Typ	Max	Unit	Test Conditions / Comments
POSITIVE SUPPLY CURRENT (Tx MODE)				Two Tx channels enabled, Rx downconverter disabled, 200 MHz Tx BW, 245.76 MSPS data rate (ORx disabled)
VDDA_1P3 Analog Supplies ¹	1000		mA	
VDIG Supply	410		mA	Tx QEC ² active
VDDA_1P8 Supply				Full-scale CW ³
	405		mA	Tx RF attenuation = 0 dB ,
	80		mA	Tx RF attenuation = 15 dB
VDD_IF Supply	8		mA	
VDDA_3P3 Supply	1		mA	No auxiliary DACs or auxiliary ADCs enabled; if enabled, the auxiliary ADC adds 2.7 mA, and each auxiliary ADC adds 1.5 mA
VDDA_SER, VDDA_DES, JESD_VTT_DES Supplies	375		mA	
Total Power Dissipation				Typical supply voltages, Tx QEC ² active
	3.70		W	Tx RF attenuation = 0 dB
	3.11		W	Tx RF attenuation = 15 dB
POSITIVE SUPPLY CURRENT (FDD				100 MHz Rx BW, 122.88 MSPS data rate; 200 MHz Tx BW,
MODE), $2 \times Rx$, $2 \times Tx$, ORx ACTIVE				245.76 MSPS data rate; 200 MHz ORx BW, 245.76 MSPS data rate
VDDA_1P3 Analog Supplies ¹	1700		mA	
VDIG Supply	1080		mA	Tx QEC ² active
VDDA_1P8 Supply				Full scale CW ³
	405		mA	Tx RF attenuation = 0 dB
	80		mA	Tx RF attenuation = 15 dB
VDD_IF Supply	8		mA	
VDDA_3P3 Supply	2		mA	No auxiliary DACs or auxiliary ADCs enabled; if enabled, the auxiliary ADC adds 2.7 mA, and each auxiliary ADC adds 1.5 mA
VDDA_SER, VDDA_DES, JESD_VTT_DES Supplies	375		mA	
Total Power Dissipation				Typical supply voltages, Tx QEC ² active
	4.86		W	Tx RF attenuation = 0 dB
	4.27		W	Tx RF attenuation = 15 dB
MAXIMUM OPERATING JUNCTION		110	°C	Device designed for 10-year lifetime when operating at
TEMPERATURE				maximum junction temperature

¹ VDDA_1P3 refers to all analog 1.3 V supplies including the following: VDDA_BB, VDDA_CLKSYNTH, VDDA_TXLO, VDDA_RXRF, VDDA_RXSYNTH, VDDA_RXVCO, VDDA_RXTX, VDDA_TXSYNTH, VDDA_TXVCO, VDDA_CALPLL, VDDA_SNRXSYNTH, VDDA_SNRXVCO, VDDA_CLK, and VDDA_RXLO. ² QEC is the system for minimizing quadrature images of a desired signal. ³ CW is a single frequency signal.

TIMING SPECIFICATIONS

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SERIAL PERIPHERAL INTERFACE (SPI) TIMING						
SCLK Period	t _{cp}	20			ns	
SCLK Pulse Width	t _{MP}	10			ns	
CSB Setup to First SCLK Rising Edge	t _{sc}	3			ns	
Last SCLK Falling Edge to CSB Hold	t _{HC}	0			ns	
SDIO Data Input Setup to SCLK	ts	2			ns	
SDIO Data Input Hold to SCLK	t _H	0			ns	
SCLK Falling Edge to Output Data Delay (3- or 4-Wire Mode)	t _{co}	3		8	ns	
Bus Turnaround Time After Baseband Processor (BBP) Drives Last Address Bit	t _{HZM}	t _H		t _{co}	ns	
Bus Turnaround Time After AD9375 Drives Last Address Bit	t _{HZS}	0		t _{co}	ns	
DIGITAL TIMING						
TXx_ENABLE Pulse Width		10			μs	
RXx_ENABLE Pulse Width		10			μs	
JESD204B DATA OUTPUT TIMING						
Unit Interval	UI	162.76		1627.6	ps	
Data Rate per Channel (Nonreturn to Zero (NRZ))		614.4		6144	Mbps	
Rise Time	t _R	24	35		ps	20% to 80% in 100 Ω load
Fall Time	t _F	24	35		ps	20% to 80% in 100 Ω load
Output Common-Mode Voltage	V _{CM}	0		1.8	V	AC-coupled
Termination Voltage (V_{TT}) = 1.2 V		735		1135	mV	DC-coupled
Differential Output Voltage	V_{DIFF}	360	466	770	mV	
Short-Circuit Current		-100		+100	mA	
Differential Termination Impedance	Z _{RDIFF}	80	100	120	Ω	
Total Jitter			17	48.8	ps	Bit error rate (BER) = 10^{-15}
Uncorrelated Bounded High Probability Jitter	UBHPJ		1.2	24.4	ps	
Duty Cycle Distortion	DCD		3	8.1	ps	
SYSREF_IN Signal Setup Time to DEV_CLK_IN Signal	t _s	2.5			ns	See Figure 2 and Figure 3
SYSREF_IN Signal Hold Time to DEV_CLK_IN Signal	t _H	-1.5			ns	See Figure 2 and Figure 3
JESD204B DATA INPUT TIMING						
Unit Interval	UI	162.76		1627.6	ps	
Data Rate per Channel (NRZ)		614.4		6144	Mbps	
Input Common-Mode Voltage	V _{CM}	0.05		1.85	V	AC-coupled
$V_{TT} = 1.2 V$		720		1200	mV	DC-coupled
Differential Input Voltage	V _{DIFF}	125		750	mV	
V_{TT} Source Impedance	Z _{TT}		1.2	30	Ω	
Differential Termination Impedance	Z _{RDIFF}	80	106	120	Ω	
V _{TT}						
AC-Coupled		1.27		1.33	V	
DC-Coupled	1	1.14		1.26	V	

Timing Diagrams



Figure 3. SYSREF_IN Signal Setup and Hold Timing Examples Relative to DEV_CLK_IN Signal

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
VDDA_1P3 ¹ to VSSA	–0.3 V to +1.4 V
VDDA_SER, VDDA_DES, and JESD_VTT_DES to VSSA	–0.3 V to +1.4 V
VDIG to VSSD	–0.3 V to +1.4 V
VDDA_1P8 to VSSA	–0.3 V to +2.0 V
VDD_IF to VSSA	–0.3 V to +3.0 V
VDDA_3P3 to VSSA	–0.3 V to +3.9 V
Logic Inputs and Outputs to VSSD	-0.3 V to VDD_IF + 0.3 V
JESD204B Logic Outputs to VSSA	-0.3 V to VDDA_SER
JESD204B Logic Inputs to VSSA	-0.3 V to VDDA_DES
Input Current to Any Pin Except Supplies	±10 mA
Maximum Input Power into RF Ports (Excluding Sniffer Receiver Inputs)	23 dBm (peak)
Maximum Input Power into SNRXA±, SNRXB±, and SNRXC±	2 dBm (peak)
Maximum Junction Temperature (T _{J MAX})	110°C
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C

¹ VDDA_1P3 refers to all analog 1.3 V supplies: VDDA_BB, VDDA_CLKSYNTH, VDDA_TXLO, VDDA_RXSYNTH, VDDA_RXVCO, VDDA_RXTX, VDDA_RXRF, VDDA_TXSYNTH, VDDA_TXVCO, VDDA_CALPLL, VDDA_SNRXSYNTH, VDDA_SNRXVCO, VDDA_CLK, and VDDA_RXLO.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

REFLOW PROFILE

The AD9375 reflow profile is in accordance with the JEDEC JESD20 criteria for Pb-free devices. The maximum reflow temperature is 260°C.

THERMAL RESISTANCE

Thermal performance is directly linked to PCB design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction-to-case thermal resistance.

Table 5.	Thermal	Resistance
----------	---------	------------

Package	Airflow Velocity ¹ (m/sec)	θ _{JA} ^{2,3} (°C/W)	θ _{JC} ^{2,4} (°C/W)
BC-196-12			
JEDEC⁵	0.0	20.5	0.05
	1.0	18.5	N/A ⁶
	2.5	17.2	N/A ⁶
10-Layer PCB	0.0	14.1	0.05
	1.0	12.4	N/A ⁶
	2.5	11.6	N/A ⁶

¹ Power dissipation is 3.0 W for all test cases.

² Per JEDEC JESD51-7 for JEDEC JESD51-5 2S2P test board.

³ Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

⁴ Per MIL-STD 883, Method 1012.1.

⁵ JEDEC entries refer to the JEDEC JESD51-9 (high-K thermal test board).

⁶ N/A means not applicable.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN	N CONFIGURATION AND FUNCTION DESCRIPTIONS													
	AD9375 TOP VIEW (Not to Scale)													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	VSSA	ORX2+	ORX2-	VSSA	RX2+	RX2-	VSSA	VSSA	RX1+	RX1–	VSSA	ORX1+	ORX1-	VSSA
в	VDDA_RXRF	VSSA	VSSA	VSSA	VSSA	VSSA	RX_EXTLO-	RX_EXTLO+	VSSA	VSSA	VSSA	VSSA	VSSA	VDDA_3P3
с	GPIO_3P3_0	GPIO_3P3_1	VSNRX_ VCO_LDO	VDDA SNRXVCO	VSSA	VDDA_RXLO	VDDA RXVCŌ	VRX_ VCO_LDO	VSSA	VSSA	AUXADC_1	AUXADC_2	GPIO_3P3_9	RBIAS
D	GPIO_3P3_3	SNRXC-	SNRXB-	SNRXA-	GPIO_3P3_5	VSSA	VSSA	VSSA	VSSA	VDDA_1P8	AUXADC_3	GPIO_3P3_7	GPIO_3P3_8	GPIO_3P3_10
E	GPIO_3P3_4	SNRXC+	SNRXB+	SNRXA+	VDDA_BB	VSSA	DEV_ CLK_IN+	DEV_ CLK_IN-	VSSA	VSSA	TX_EXTLO-	TX_EXTLO+	AUXADC_0	GPIO_3P3_6
F	GPIO_3P3_2	VDDA_RXTX	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VDDA TXVCŌ	VDDA_TXLO	VTX_ VCO_LDO	GPIO_3P3_11
G	VSSA	VSSA	VSSA	VDDA CALPLIL	VSSA	VDDA CLKSYNTH	VDDA SNRXSYNTH	VDDA TXSYNTH	VDDA RXSYNTH	VSSA	VSSA	VSSA	VSSA	VSSA
н	TX2-	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	VSSA	GPIO_12	GPIO_11	VSSA	TX1+
J	TX2+	VSSA	GPIO_18	RESET	gp_ Interrupt	TEST	GPIO_2	GPIO_1	SDIO	SDO	GPIO_13	GPIO_10	VSSA	TX1–
к	VSSA	VSSA	SYSREF_IN+	SYSREF_IN-	GPIO_5	GPIO_4	GPIO_3	GPIO_0	SCLK	CSB	GPIO_14	GPIO_9	VSSA	VSSA
L	VSSA	VSSA	SYNCINB1-	SYNCINB1+	GPIO_6	GPIO_7	VSSD	VDIG	VDIG	VSSD	GPIO_15	GPIO_8	VSSA	VSSA
М	VCLK VCO_LDO	VSSA	SYNCINB0-	SYNCINB0+	RX1 ENABLE	TX1 ENABLE	RX2 ENABLE	TX2 ENABLE	VSSA	GPIO_17	GPIO_16	VDD_IF	SYNCOUTB0+	SYNCOUTB0-
N	VDDA_CLK	VSSA	SERDOUT3-	SERDOUT3+	SERDOUT2-	SERDOUT2+	VSSA	VDDA_SER	VDDA_DES	SERDIN2-	SERDIN2+	SERDIN3-	SERDIN3+	VSSA
Ρ	VSSA	VSSA	VSSA	SERDOUT1-	SERDOUT1+	SERDOUT0-	SERDOUT0+	VDDA_SER	JESD_VTT_ DES	VSSA	SERDIN0-	SERDIN0+	SERDIN1-	SERDIN1+

Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Type ¹	Mnemonic	Description
A1, A4, A7, A8, A11, A14, B2 to B6, B9 to B13, C5, C9, C10, D6 to D9, E6, E9, E10, F3 to F10, G1 to G3, G5, G10 to G14, H2 to H10, H13, J2, J13, K1, K2, K13, K14, L1, L2, L13, L14, M2, M9, N2, N7, N14, P1, P2, P3, P10	1	VSSA	Analog ground.
A2, A3	I	ORX2+, ORX2–	Differential Input for Observation Receiver 2. Do not connect if these pins are unused.
A5, A6	I	RX2+, RX2–	Differential Input for Receiver 2. Do not connect if these pins are unused.
A9, A10	I	RX1+, RX1–	Differential Input for Receiver 1. Do not connect if these pins are unused.
A12, A13	I	ORX1+, ORX1–	Differential Input for Observation Receiver 1. Do not connect if these pins are unused.
B1	I	VDDA_RXRF	1.3 V Supply Input.

Pin No.	Type ¹	Mnemonic	Description			
B7, B8	I/O	RX_EXTLO-, RX_EXTLO+	Differential Rx External LO Input/Output. If used for the			
			external LO, the input frequency must be 2× the desired			
D14			carrier frequency. Do not connect if these pins are unused.			
		VDDA_3P3	Supply Voltage for GPIO_3P3_x.			
C1, C2, C13, D1, D5, D12 to D14, F1 F14 F1 F14	1/0	GPIO_3P3_0 to GPIO_3P3_11	General-Purpose Inputs and Outputs Referenced to 3.3 V			
			GPIO_3P3_x signal name. Some GPIO_3P3_x pins can also			
			function as auxiliary DAC outputs.			
C3	0	VSNRX_VCO_LDO	Sniffer VCO LDO 1.1 V Output. Bypass this pin with a 1 μ F			
			capacitor.			
C4	I	VDDA_SNRXVCO	1.3 V Supply Input for Sniffer VCO Low Dropout (LDO)			
6			13 V Supply for the Py Synthecizer LO Concreter This pin			
	1		is sensitive to aggressors.			
C7	I	VDDA_RXVCO	1.3 V Supply Input for Receiver VCO LDO Regulator.			
C8	0	VRX_VCO_LDO	Receiver VCO LDO 1.1 V Output. Bypass this pin with a 1 µF			
			capacitor.			
C11	I	AUXADC_1	Auxiliary ADC 1 Input.			
C12	I	AUXADC_2	Auxiliary ADC 2 Input.			
C14	N/A	RBIAS	Bias Resistor Connection. This pin generates an internal			
			Current based on an external 1% resistor. Connect a			
D2 F2	1	SNRXC- SNRXC+	Differential Input for Sniffer Receiver Input C If these pins are			
02,22	•	Sinde (Sinder	unused, connect to VSSA with a short or with a 1 k Ω resistor.			
D3, E3	I	SNRXB–, SNRXB+	Differential Input for Sniffer Receiver Input B. If these pins are			
			unused, connect to VSSA with a short or with a 1 $k\Omega$ resistor.			
D4, E4	I	SNRXA–, SNRXA+	Differential Input for Sniffer Receiver Input A. If these pins are			
D10			unused, connect to VSSA with a short or with a TKL2 resistor.			
D10	1		Lov IX Supply.			
E5	1		1 3 V Supply Ipput for ADCs DACs and Auviliary ADCs			
E5 F7 F8	1	DEV CLK IN+ DEV CLK IN-	Device Clock Differential Input			
F11, F12	I/O	TX $FXTIO_TX FXTIO_+$	Differential Tx External I O Input/Output. If these pins are			
,		_ , _ ,	used for the external LO, the input frequency must be $2\times$			
			the desired carrier frequency. Do not connect if these pins			
E10			are unused.			
E13 E2			Auxiliary ADC 0 Input.			
FZ	1	VDDA_RXTX	Transimpedance Amplifier (TIA). Tx Transconductance (G.,).			
			Baseband Filters, and Auxiliary DACs.			
F11	I	VDDA_TXVCO	1.3 V Supply Input for Transmitter VCO LDO Regulator.			
F12	I	VDDA_TXLO	1.3 V Supply for the Tx Synthesizer LO Generator. This pin is			
_	_		sensitive to aggressors.			
F13	0	VTX_VCO_LDO	Transmitter VCO LDO 1.1 V Output. Bypass this pin with a			
G4			1 μF Capacitor.			
			separate trace on the PCB back to a common supply point.			
G6	I	VDDA_CLKSYNTH	1.3 V Clock Synthesizer Supply Input. This pin is sensitive			
		_	to aggressors.			
G7	I	VDDA_SNRXSYNTH	1.3 V Sniffer Rx Synthesizer Supply Input. This pin is			
C 2	.		sensitive to aggressors.			
Gð	1	VUDA_IXSYNIH	1.3 V IX Synthesizer Supply Input. This pin is sensitive to			
69		VDDA RXSYNTH	1 3 V Bx Synthesizer Supply Input This pin is sensitive to			
			aggressors.			
H1, J1	0	TX2–, TX2+	Differential Output for Transmitter 2.			

Pin No.	Type ¹	Mnemonic	Description			
H11, H12, J3, J7, J8, J11, J12, K5 to K8.	1/0	GPIO 0 to GPIO 18	General-Purpose Inputs and Outputs Referenced to			
K11, K12, L5, L6, L11, L12, M10, M11	., C		VDD_IF. See Figure 4 to match the ball location to the GPIO_x signal name.			
H14, J14	0	TX1+, TX1–	Differential Output for Transmitter 1.			
J4	I	RESET	Active Low Chip Reset.			
J5	0	GP INTERRUPT	General-Purpose Interrupt Signal.			
J6	I	TEST	Test Pin Used for JTAG Boundary Scan. Ground this pin if			
90	I/O	SDIO	Serial Data Input in 4-Wire Mode or Input/Output in 3-Wire Mode.			
J10	0	SDO	Serial Data Output.			
K3, K4	I	SYSREF_IN+, SYSREF_IN-	LVDS System Reference Clock Inputs for the JESD204B Interface.			
К9	I	SCLK	Serial Data Bus Clock.			
K10	I	CSB	Serial Data Bus Chip Select. Active low.			
L3, L4	1	SYNCINB1–, SYNCINB1+	LVDS Sync Signal Associated with ORx/Sniffer Channel Data on the JESD204B Interface. Alternatively, these pins can be set to a CMOS input using SYNCINB1+ as the input and connecting SYNCINB1- with a 1 k Ω resistor to GND.			
L7, L10	1	VSSD	Digital Ground.			
L8, L9	I	VDIG	1.3 V Digital Core Supply. Use a separate trace on the PCB back to a common supply point.			
M1	0	VCLK_VCO_LDO	Clock VCO LDO 1.1 V Output. Bypass this pin with a 1 µF capacitor.			
M3, M4	I	SYNCINB0–, SYNCINB0+	LVDS Sync Signal Associated with Rx Channel Data on the JESD204B Interface. Alternatively, these pins can be set to a CMOS input using SYNCINB0+ as the input and connecting SYNCINB0– with a 1 k Ω resistor to GND.			
M5	I	RX1_ENABLE	Enables Rx Channel 1 Signal Path.			
M6	I	TX1_ENABLE	Enables Tx Channel 1 Signal Path.			
M7	I	RX2_ENABLE	Enables Rx Channel 2 Signal Path.			
M8	1	TX2 ENABLE	Enables Tx Channel 2 Signal Path.			
M12	1	VDD IF	CMOS/LVDS Interface Supply.			
M13, M14	0	SYNCOUTB0+, SYNCOUTB0–	LVDS Sync Signal Associated with Transmitter Channel Data on the JESD204B Interface. Alternatively, these pins can be set to a CMOS output using SYNCOUTB0+ as the output while leaving SYNCOUTB0– floating.			
N1	1	VDDA CLK	1.3 V Clock Supply Input.			
N3, N4	0	SERDOUT3–, SERDOUT3+	RF Current Mode Logic (CML) Differential Output 3. This JESD204B lane can be used by the receiver data or by the sniffer/observation receiver data.			
N5, N6	0	SERDOUT2-, SERDOUT2+	RF CML Differential Output 2. This lane can be used by the receiver data or by the sniffer/observation receiver data.			
N8, P8	1	VDDA_SER	JESD204B 1.3 V Serializer Supply Input.			
N9	1	VDDA DES	JESD204B 1.3 V Deserializer Supply Input.			
N10, N11	1		RF CML Differential Input 2.			
N12, N13	1	SERDIN3-, SERDIN3+	RF CML Differential Input 3.			
P4, P5	0	SERDOUT1-, SERDOUT1+	RF CML Differential Output 1. This JESD204B lane can be used			
P6, P7	0	SERDOUT0-, SERDOUT0+	RF CML Differential Output 0. This JESD204B lane can be used by receiver data or by sniffer/observation receiver data.			
P9	1	JESD_VTT_DES	JESD204B Deserializer Termination Supply Input.			
P11, P12	1	SERDINO-, SERDINO+	RF CML Differential Input 0.			
P13, P14	1	SERDIN1-, SERDIN1+	RF CML Differential Input 1.			

¹ I is input, I/O is input/output, O is output, and N/A is not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS

Temperature settings refer to the die temperature. The die temperature is 40°C for single-trace plots.

700 MHz BAND



Figure 5. Receiver Local Oscillator (LO) Leakage vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate



Figure 6. Receiver Noise Figure vs. Receiver Attenuation, 700 MHz LO, 20 MHz Bandwidth, 30.72 MSPS Sample Rate, 20 MHz Integration Bandwidth (Includes 1 dB Matching Circuit Loss)



Figure 7. Receiver Noise Figure vs. Receiver LO Frequency, 0 dB Receiver Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate, 20 MHz Integration Bandwidth (Includes 1 dB Matching Circuit Loss)



Figure 8. Receiver IIP2 vs. f_1 Offset Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, $f_2 = f_1 + 1$ MHz, 30.72 MSPS Sample Rate



Figure 9. Receiver IIP2 vs. Intermodulation Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate



Figure 10. Receiver IIP3 vs. f_1 Offset Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, $f_2 = 2f_1 + 1$ MHz, 30.72 MSPS Sample Rate



Figure 11. Receiver IIP3 vs. Intermodulation Frequency, 900 MHz LO, 0 dB Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate



Figure 12. Receiver Image vs. Receiver Attenuation, 800 MHz LO, Continuous Wave (CW) Signal 3 MHz Offset, 20 MHz RF Bandwidth, Background Tracking Calibration (BTC) Active, 30.72 MSPS Sample Rate



Figure 13. Receiver Gain vs. Receiver Attenuation, 800 MHz LO, CW Signal 3 MHz Offset, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate



Figure 14. Receiver DC Offset vs. Receiver Attenuation, 800 MHz LO, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate



Figure 15. Receiver HD2 vs. Receiver Attenuation, 800 MHz LO, CW Signal 3 MHz Offset, –20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate



Figure 16. Receiver HD3 vs. Receiver Attenuation, 800 MHz LO, CW Signal 3 MHz Offset, –20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 20 MHz RF Bandwidth, 30.72 MSPS Sample Rate



Figure 17. Receiver Error Vector Magnitude (EVM) vs. Receiver Input Power, 900 MHz LO, 20 MHz RF Bandwidth, LTE 20 MHz Uplink Centered at DC, BTC Active, 30.72 MSPS Sample Rate



Figure 18. Rx2 to Rx1 Crosstalk vs. Receiver LO Frequency, 100 MHz RF Bandwidth, CW Tone 3 MHz Offset from LO



Figure 19. Receiver Noise Figure vs. Close-In Interferer Signal Power, 703 MHz LO, 709 MHz CW Interferer, NF Integrated over 7 MHz to 10 MHz, 20 MHz RF Bandwidth



Figure 20. Receiver Noise Figure vs. Out-of-Band Interferer Signal Power, 703 MHz LO, 901 MHz CW Interferer, NF Integrated over 7 MHz to 10 MHz, 20 MHz RF Bandwidth



Figure 21. Transmitter Image vs. RF Attenuation, 20 MHz RF Bandwidth, 900 MHz LO, Transmitter Quadrature Error Correction (QEC) Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW 10 MHz Offset from LO, 3 dB Digital Backoff, 122.88 MSPS Sample Rate



Figure 22. Transmitter Image vs. Desired Offset Frequency, 20 MHz RF Bandwidth, 900 MHz LO, 0 dB RF Attenuation, Transmitter QEC Tracking Run with Two 20 MHz LTE Downlink Carriers, Then Image Measured with CW Signal, 3 dB Digital Backoff, 122.88 MSPS Sample Rate



Figure 23. Tx Output Power, Transmitter QEC, and External LO Leakage Tracking Active, 10 MHz CW Offset Signal, 1 MHz Resolution Bandwidth, 122.88 MSPS Sample Rate



Figure 24. Transmitter LO Leakage vs. RF Attenuation, 900 MHz LO, Transmitter QEC and External LO Leakage Tracking Active, CW Signal 5 MHz Offset from LO, 6 dB Digital Backoff, 1 MHz Measurement Bandwidth (If Input Power to ORx Channel Is Not Held Constant, Performance Degrades As Shown in This Plot)



Figure 25. Transmitter LO Leakage vs. Offset Frequency, Transmitter QEC and External LO Leakage Tracking Active, 5 dB Digital Backoff, 1 MHz Measurement Bandwidth



Figure 26. Tx1 to Rx1 Crosstalk vs. Receiver LO Frequency, 20 MHz Receiver RF Bandwidth, 20 MHz Transmitter RF Bandwidth, CW Signal 3 MHz Offset from LO



Figure 27. Tx2 to Rx2 Crosstalk vs. Receiver LO Frequency, 20 MHz Receiver RF Bandwidth, 20 MHz Transmitter RF Bandwidth, CW Signal 3 MHz Offset from LO







Figure 29. Transmitter Noise vs. RF Attenuation, 800 MHz LO, 20 MHz Offset Frequency



Figure 30. Tx Adjacent Channel Leakage Ratio vs. RF Attenuation, 900 MHz LO, 20 MHz RF Bandwidth, Four-Carrier W-CDMA Desired Signal, Transmitter QEC and LO Leakage Tracking Active



Figure 31. Tx Alternate Channel Leakage Ratio vs. RF Attenuation, 900 MHz LO, 20 MHz RF Bandwidth, Four-Carrier W-CDMA Desired Signal, 2 dB Digital Backoff, Transmitter QEC and LO Leakage Tracking Active



Figure 32. LO Phase Noise vs. Offset Frequency, 3 dB Digital Backoff, 710 MHz LO



Figure 33. Tx Integrated Phase Noise vs. Transmitter LO Frequency, 20 MHz RF Bandwidth, CW 20 MHz Offset from LO, 3 dB Digital Backoff



Figure 34. Transmitter OIP3 vs. RF Attenuation, 800 MHz LO, 20 MHz RF Bandwidth, $f_1 = 10$ MHz, $f_2 = 11$ MHz, 3 dB Digital Backoff, 122.88 MSPS Sample Rate



Figure 35. Tx Output Power Spectrum, 2 dB Digital and 3 dB RF Backoff, 20 MHz RF Bandwidth, Transmitter QEC, and Internal LO Leakage Active, LTE 10 MHz Signal, 800 MHz LO, 1 MHz Resolution Bandwidth,

122.88 MSPS Sample Rate, Test Equipment Noise Floor De-Embedded



Figure 36. Tx Output Power Spectrum, 2 dB Digital and 3 dB RF Backoff, 20 MHz RF Bandwidth, Transmitter QEC, and Internal LO Leakage Active, LTE 10 MHz Signal, 800 MHz LO, 1 MHz Resolution Bandwidth, 122.88 MSPS Sample Rate, Expanded Frequency View, Test Equipment Noise Floor De-Embedded



Figure 37. Transmitter EVM vs. RF Attenuation, 900 MHz LO, Transmitter LO Leakage and Transmitter QEC Tracking Active, 20 MHz RF Bandwidth, LTE 20 MHz Downlink Signal, 122.88 MSPS Sample Rate



Figure 38. Transmitter HD2 vs. RF Attenuation, 800 MHz LO, 810 MHz CW Desired Signal, 20 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 39. Transmitter HD3 vs. RF Attenuation, 800 MHz LO, 810 MHz CW Desired Signal, 20 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 40. Transmitter Output Power vs. RF Attenuation, 800 MHz LO, 810 MHz CW Desired Signal, 20 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 41. Tx Attenuation Step Error vs. RF Attenuation, 800 MHz LO, 810 MHz CW Desired Signal, 20 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 42. Transmitter Frequency Response Deviation from Flatness vs. Frequency Offset from LO, 800 MHz LO, 20 MHz RF Bandwidth, 6 dB Digital Backoff, 122.88 MSPS Sample Rate



Figure 43. Observation Receiver LO Leakage vs. Observation Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 44. Observation Receiver Noise Figure vs. Observation Receiver LO Frequency, 0 dB Receiver Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate, 100 MHz Integration Bandwidth



Figure 45. Observation Receiver IIP2 vs. f_1 Offset Frequency, 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, $f_2 = f_1 + 1$ MHz, 122.88 MSPS Sample Rate



Figure 46. Observation Receiver IIP2 vs. Intermodulation Frequency $(f_2 - f_1)$, 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 47. Observation Receiver IIP3 vs. f_1 Offset Frequency, 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, $f_2 = 2f_1 + 1$ MHz, 122.88 MSPS Sample Rate



Figure 48. Observation Receiver IIP3 vs. Intermodulation Frequency $(2f_2 - f_1)$, 900 MHz LO, 0 dB Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 49. Observation Receiver Image vs. Observation Receiver Attenuation, 800 MHz LO, CW Signal 16 MHz Offset, 100 MHz RF Bandwidth, BTC Active, 122.88 MSPS Sample Rate



Figure 50. Observation Receiver Gain vs. Observation Receiver Attenuation, 800 MHz LO, CW Signal 16 MHz Offset, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 51. Observation Receiver DC Offset vs. Observation Receiver Attenuation, 800 MHz LO, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate



Figure 52. Observation Receiver HD2 vs. Observation Receiver Attenuation, 800 MHz LO, CW Signal 16 MHz Offset, -20 dBm at 0 dB Attenuation, Input Power Increasing Decibel for Decibel with Attenuation, 100 MHz RF Bandwidth, 122.88 MSPS Sample Rate