

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs

AD9511

FEATURES

Low phase noise phase-locked loop core
Reference input frequencies to 250 MHz
Programmable dual-modulus prescaler
Programmable charge pump (CP) current
Separate CP supply (VCPs) extends tuning range
Two 1.6 GHz, differential clock inputs
5 programmable dividers, 1 to 32, all integers
Phase select for output-to-output coarse delay adjust
3 independent 1.2 GHz LVPECL outputs
Additive output jitter 225 fs rms
2 independent 800 MHz/250 MHz LVDS/CMOS clock outputs
Additive output jitter 275 fs rms
Fine delay adjust on 1 LVDS/CMOS output
Serial control port
Space-saving 48-lead LFCSP

APPLICATIONS

Low jitter, low phase noise clock distribution Clocking high speed ADCs, DACs, DDCs, DDCs, DUCs, MxFEs High performance wireless transceivers High performance instrumentation Broadband infrastructure

GENERAL DESCRIPTION

The AD9511 provides a multi-output clock distribution function along with an on-chip PLL core. The design emphasizes low jitter and phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part.

The PLL section consists of a programmable reference divider (R); a low noise phase frequency detector (PFD); a precision charge pump (CP); and a programmable feedback divider (N). By connecting an external VCXO or VCO to the CLK2/CLK2B pins, frequencies up to 1.6 GHz may be synchronized to the input reference.

There are five independent clock outputs. Three outputs are LVPECL (1.2 GHz), and two are selectable as either LVDS (800 MHz) or CMOS (250 MHz) levels.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Each output has a programmable divider that may be bypassed or set to divide by any integer up to 32. The phase of one clock output relative to another clock output may be varied by means of a divider phase select function that serves as a coarse timing adjustment. One of the LVDS/CMOS outputs features a programmable delay element with full-scale ranges up to 10 ns of delay. This fine tuning delay block has 5-bit resolution, giving 32 possible delays from which to choose for each full-scale setting.

The AD9511 is ideally suited for data converter clocking applications where maximum converter performance is achieved by encode signals with subpicosecond jitter.

The AD9511 is available in a 48-lead LFCSP and can be operated from a single 3.3 V supply. An external VCO, which requires an extended voltage range, can be accommodated by connecting the charge pump supply (VCP) to 5.5 V. The temperature range is -40° C to $+85^{\circ}$ C.

AD9511* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS \Box

View a parametric search of comparable parts.

EVALUATION KITS

· AD9511 Evaluation Board

DOCUMENTATION

Application Notes

- · AN-0974: Multicarrier TD-SCMA Feasibility
- AN-501: Aperture Uncertainty and ADC System Performance
- AN-741: Little Known Characteristics of Phase Noise
- AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter
- AN-769: Generating Multiple Clock Outputs from the AD9540
- AN-823: Direct Digital Synthesizers in Clocking Applications Time
- AN-837: DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance
- AN-873: Lock Detect on the ADF4xxx Family of PLL Synthesizers
- AN-927: Determining if a Spur is Related to the DDS/DAC or to Some Other Source (For Example, Switching Supplies)
- AN-939: Super-Nyquist Operation of the AD9912 Yields a High RF Output Signal

Data Sheet

 AD9511: 1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs Data Sheet

SOFTWARE AND SYSTEMS REQUIREMENTS \Box

AD9511 Evaluation Tools

TOOLS AND SIMULATIONS 🖵

- · ADIsimCLK Design and Evaluation Software
- · AD9511 IBIS Models

REFERENCE MATERIALS 🖵

Press

Analog Devices' Dual 14-bit A/D Converter Reduces
 Power and Size in Communications, Instrumentation, Test
 and Measurement Applications

Product Selection Guide

RF Source Booklet

Technical Articles

- · ADI Buys Korean Mobile TV Chip Maker
- Design A Clock-Distribution Strategy With Confidence
- Improved DDS Devices Enable Advanced Comm Systems
- Low-power direct digital synthesizer cores enable high level of integration
- · Speedy A/Ds Demand Stable Clocks
- Understand the Effects of Clock Jitter and Phase Noise on Sampled Systems

DESIGN RESOURCES 🖵

- · AD9511 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD9511 EngineerZone Discussions.

SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK 🖵

Submit feedback for this data sheet.

TABLE OF CONTENTS

Specifications4	A and B Counters	30
PLL Characteristics	Determining Values for P, A, B, and R	30
Clock Inputs5	Phase Frequency Detector (PFD) and Charge Pump	31
Clock Outputs6	Antibacklash Pulse	31
Timing Characteristics	STATUS Pin	31
Clock Output Phase Noise	PLL Digital Lock Detect	31
Clock Output Additive Time Jitter12	PLL Analog Lock Detect	32
PLL and Distribution Phase Noise and Spurious14	Loss of Reference	32
Serial Control Port	FUNCTION Pin	32
FUNCTION Pin15	RESETB: 58h<6:5> = 00b (Default)	32
STATUS Pin	SYNCB: 58h<6:5> = 01b	32
Power	PDB: 58h<6:5> = 11b	33
Timing Diagrams17	Distribution Section	33
Absolute Maximum Ratings 18	CLK1 and CLK2 Clock Inputs	33
Thermal Characteristics	Dividers	33
ESD Caution	Setting the Divide Ratio	33
Pin Configuration and Function Descriptions19	Setting the Duty Cycle	33
Terminology21	Divider Phase Offset	37
Typical Performance Characteristics	Delay Block	38
Typical Modes of Operation	Calculating the Delay	38
PLL with External VCXO/VCO Followed by Clock	Outputs	38
Distribution	Power-Down Modes	39
Clock Distribution Only26	Chip Power-Down or Sleep Mode—PDB	39
PLL with External VCO and Band-Pass Filter Followed by Clock Distribution	PLL Power-Down	39
Functional Description29	Distribution Power-Down	39
Overall	Individual Clock Output Power-Down	39
PLL Section	Individual Circuit Block Power-Down	39
PLL Reference Input—REFIN29	Reset Modes	40
VCO/VCXO Clock Input—CLK229	Power-On Reset—Start-Up Conditions when VS	
PLL Reference Divider—R29	is Applied	
VCO/VCXO Feedback Divider—N (P, A, B)29	Asynchronous Reset via the FUNCTION Pin	
	Soft Reset via the Serial Port	40

Single-Chip Synchronization	40	Summary Table	.45
SYNCB—Hardware SYNC	40	Register Map Description	.47
Soft SYNC—Register 58h<2>	40	Power Supply	.54
Multichip Synchronization	40	Power Management	.54
Serial Control Port	41	Applications	.55
Serial Control Port Pin Descriptions	41	Using the AD9511 Outputs for ADC Clock Applications	.55
General Operation of Serial Control Port	41	CMOS Clock Distribution	.55
Framing a Communication Cycle with CSB	41	LVPECL Clock Distribution	.56
Communication Cycle—Instruction Plus Data	41	LVDS Clock Distribution	.56
Write		Power and Grounding Considerations and Power Supply Rejection	.56
The Instruction Word (16 Bits)	42	Outline Dimensions	.57
MSB/LSB First Transfers		Ordering Guide	.57
Register Map and Description			
REVISION HISTORY			
6/05—Rev. 0 to Rev. A		Changes to Divider Phase Offset Section	
Changes to Features	1	Changes to Individual Clock Output Power-Down Section	
Changes to General Description	1	Changes to Individual Circuit Block Power-Down Section	
Changes to Table 1 and Table 2	5	Changes to Soft Reset via the Serial Port Section	
Changes to Table 4	7	Changes to Multichip Synchronization Section	
Changes to Table 5	9	Changes to Serial Control Port Section	
Changes to Table 6	14	Changes to Serial Control Port Pin Descriptions Section	41
Changes to Table 8 and Table 9		Changes to General Operation of Serial	
Changes to Table 11	16	Control Port Section	
Changes to Table 13	20	Added Framing a Communication Cycle with CSB Section	.41
Changes to Figure 19 to Figure 23	24	Added Communication Cycle—Instruction Plus	
Changes to Figure 30 and Figure 31	26	Data Section	
Changes to Figure 32	27	Changes to Write Section	
Changes to Figure 33	28	Changes to Read Section	
Changes to VCO/VCXO Clock Input—CLK2 Section	29	Changes to Instruction Word (16 Bits) Section	
Changes to PLL Reference Divider—P Section	29	Changes to Table 20	
Changes to A and B Counters Section	30	Changes to MSB/LSB First Transfers Section	
Changes to PLL Digital Lock Detect Section		Added Figure 52; Renumbered Sequentially	
Changes to PLL Analog Lock Detect Section		Changes to Table 23	
Changes to Loss of Reference Section		Changes to Table 24	
Changes to FUNCTION Pin Section		Changes to Power Supply	.54
Changes to RESETB: 58h<6:5> = 00b (Default) Section			
Changes to RESET B. 3011\0.52 = 000 (Belauit) Section			
Changes to SYNCB: 58h<6:5> = 01b Section	32		

SPECIFICATIONS

Typical (typ) is given for $V_S = 3.3 \text{ V} \pm 5\%$; $V_S \leq VCP_S \leq 5.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $R_{SET} = 4.12 \text{ k}\Omega$, $CPR_{SET} = 5.1 \text{ k}\Omega$, unless otherwise noted. Minimum (min) and maximum (max) values are given over full V_S and $T_A (-40^{\circ}\text{C to} +85^{\circ}\text{C})$ variation.

PLL CHARACTERISTICS

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
REFERENCE INPUTS (REFIN)		·			
Input Frequency	0		250	MHz	
Input Sensitivity		150		mV p-p	
Self-Bias Voltage, REFIN	1.45	1.60	1.75	V	Self-bias voltage of REFIN ¹ .
Self-Bias Voltage, REFINB	1.40	1.50	1.60	V	Self-bias voltage of REFINB ¹ .
Input Resistance, REFIN	4.0	4.9	5.8	kΩ	Self-biased ¹ .
Input Resistance, REFINB	4.5	5.4	6.3	kΩ	Self-biased ¹ .
Input Capacitance	"	2		pF	
PHASE/FREQUENCY DETECTOR (PFD)				'	
PFD Input Frequency			100	MHz	Antibacklash pulse width 0Dh<1:0> = 00b.
PFD Input Frequency			100	MHz	Antibacklash pulse width $0Dh<1:0> = 01b$.
PFD Input Frequency			45	MHz	Antibacklash pulse width $0Dh<1:0> = 10b$.
Antibacklash Pulse Width		1.3		ns	0Dh<1:0> = 00b. (This is the default setting.)
Antibacklash Pulse Width		2.9		ns	0Dh<1:0> = 01b.
Antibacklash Pulse Width		6.0		ns	0Dh<1:0> = 10b.
CHARGE PUMP (CP)		0.0		113	051111.05
I _{CP} Sink/Source					Programmable.
High Value		4.8		mA	With CPR _{SET} = $5.1 \text{ k}\Omega$.
Low Value		0.60		mA	With Class = 3.1 kg2.
Absolute Accuracy		2.5		%	$V_{CP} = VCP_s/2$.
·		2.7/10		kΩ	VCP - VCPS/2.
CPR _{SET} Range					
Icp Three-State Leakage		1		nA	0.5 . V . VCD . 0.5 V
Sink-and-Source Current Matching		2		%	$0.5 < V_{CP} < VCP_S - 0.5 V.$
I _{CP} vs. V _{CP}		1.5		%	$0.5 < V_{CP} < VCP_S - 0.5 V.$
I _{CP} vs. Temperature		2		%	$V_{CP} = VCP_S/2 V.$
RF CHARACTERISTICS (CLK2) ²					
Input Frequency			1.6	GHz	Frequencies > 1200 MHz (LVPECL) or
					800 MHz (LVDS) require a minimum divide-by-2 (see the Distribution Section).
Input Sensitivity		150		mV p-p	divide-by-2 (see the distribution section).
Input Common-Mode Voltage, V _{CM}	1.5	1.6	1.7	V V	Self-biased; enables ac coupling.
Input Common-Mode Range, V _{CMR}	1.3	1.0	1.7	V	With 200 mV p-p signal applied.
Input Common-Mode Range, V _{CMR} Input Sensitivity, Single-Ended	1.3	150	1.0	-	CLK2 ac-coupled; CLK2B capacitively
input sensitivity, single-Ended		130		mV p-p	bypassed to RF ground.
Input Resistance	4.0	4.8	5.6	kΩ	Self-biased.
Input Capacitance	1.0	2	3.0	pF	Sen blasea.
CLK2 VS. REFIN DELAY		500		ps	Difference at PFD.
PRESCALER (PART OF N DIVIDER)		300		p ₃	See the VCO/VCXO Feedback Divider—N (P, A, B)
FRESCALER (FART OF N DIVIDER)					section.
Prescaler Input Frequency					
P = 2 DM (2/3)			600	MHz	
P = 4 DM (4/5)			1000	MHz	
P = 8 DM (8/9)			1600	MHz	
P = 16 DM (16/17)			1600	MHz	
P = 32 DM (32/33)			1600	MHz	
					A B counter input frequency
CLK2 Input Frequency for PLL			300	MHz	A, B counter input frequency.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
NOISE CHARACTERISTICS					
In-Band Noise of the Charge Pump/					The synthesizer phase noise floor is
Phase Frequency Detector (In-Band					estimated by measuring the in-band
Means Within the LBW of the PLL)					phase noise at the output of the VCO and
					subtracting 20logN (where <i>N</i> is the N divider value).
@ 50 kHz PFD Frequency		-172		dBc/Hz	
@ 2 MHz PFD Frequency		-156		dBc/Hz	
@ 10 MHz PFD Frequency		-149		dBc/Hz	
@ 50 MHz PFD Frequency		-142		dBc/Hz	
PLL Figure of Merit		–218 +		dBc/Hz	Approximation of the PFD/CP phase noise
		$10 \times \log (f_{PFD})$			floor (in the flat region) inside the PLL loop
					bandwidth. When running closed loop this
					phase noise is gained up by $20 \times log(N)^3$.
PLL DIGITAL LOCK DETECT WINDOW⁴					Signal available at STATUS pin when selected by 08h<5:2>.
Required to Lock					Selected by Register ODh.
(Coincidence of Edges)					, ,
Low Range (ABP 1.3 ns, 2.9 ns Only)		3.5		ns	<5> = 1b.
High Range (ABP 1.3 ns, 2.9 ns)		7.5		ns	<5> = 0b.
High Range (ABP 6 ns)		3.5		ns	<5> = 0b.
To Unlock After Lock (Hysteresis) ⁴					Selected by Register 0Dh.
Low Range (ABP 1.3 ns, 2.9 ns Only)		7		ns	<5> = 1b.
High Range (ABP 1.3 ns, 2.9 ns)		15		ns	<5> = 0b.
High Range (ABP 6 ns)		11		ns	<5> = 0b.

CLOCK INPUTS

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CLOCK INPUTS (CLK1, CLK2) ¹					
Input Frequency	0		1.6	GHz	
Input Sensitivity		150 ²		mV p-p	Jitter performance can be improved with higher slew rates (greater swing).
Input Level			2 ³	V p-p	Larger swings turn on the protection diodes and can degrade jitter performance.
Input Common-Mode Voltage, V _{CM}	1.5	1.6	1.7	٧	Self-biased; enables ac coupling.
Input Common-Mode Range, V _{CMR}	1.3		1.8	V	With 200 mV p-p signal applied; dc-coupled.
Input Sensitivity, Single-Ended		150		mV p-p	CLK2 ac-coupled; CLK2B ac bypassed to RF ground.
Input Resistance	4.0	4.8	5.6	kΩ	Self-biased.
Input Capacitance		2		pF	

¹ CLK1 and CLK2 are electrically identical; each can be used as either differential or single-ended input.

¹ REFIN and REFINB self-bias points are offset slightly to avoid chatter on an open input condition.

² CLK2 is electrically identical to CLK1; the distribution only input can be used as differential or single-ended input (see the Clock Inputs section).

³ Example: –218 + 10 × log(f_{PFD}) + 20 × log(N) should give the values for the in-band noise at the VCO output.

⁴ For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the unlock-after-lock time.

² With a 50 Ω termination, this is -12.5 dBm.

 $^{^3}$ With a 50 Ω termination, this is +10 dBm.

CLOCK OUTPUTS

Table 3.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL CLOCK OUTPUTS					Termination = 50Ω to $V_s - 2 V$
OUT0, OUT1, OUT2; Differential					Output level 3Dh (3Eh) (3Fh)<3:2> = 10b
Output Frequency			1200	MHz	See Figure 21
Output High Voltage (V _{OH})	V _s – 1.22	$V_{\text{S}}-0.98$	$V_{\text{S}}-0.93$	V	
Output Low Voltage (Vol)	$V_{S} - 2.10$	$V_{\text{S}} - 1.80$	$V_{S} - 1.67$	V	
Output Differential Voltage (VoD)	660	810	965	mV	
LVDS CLOCK OUTPUTS					Termination = 100Ω differential; default
OUT3, OUT4; Differential					Output level 40h (41h)<2:1> = 01b
					3.5 mA termination current
Output Frequency			800	MHz	See Figure 22
Differential Output Voltage (VoD)	250	360	450	mV	
Delta V _{OD}			25	mV	
Output Offset Voltage (Vos)	1.125	1.23	1.375	V	
Delta Vos			25	mV	
Short-Circuit Current (I _{SA} , I _{SB})		14	24	mA	Output shorted to GND
CMOS CLOCK OUTPUTS					
OUT3, OUT4					Single-ended measurements;
					B outputs: inverted, termination open
Output Frequency			250	MHz	With 5 pF load each output; see Figure 23
Output Voltage High (Voн)	Vs-0.1			V	@ 1 mA load
Output Voltage Low (Vol)			0.1	V	@ 1 mA load

TIMING CHARACTERISTICS

Table 4.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
LVPECL					Termination = 50Ω to $V_S - 2 V$
					Output level 3Dh (3Eh) (3Fh) $<$ 3:2 $>$ = 10b
Output Rise Time, t _{RP}		130	180	ps	20% to 80%, measured differentially
Output Fall Time, t _{FP}		130	180	ps	80% to 20%, measured differentially
PROPAGATION DELAY, t _{PECL} , CLK-TO-LVPECL OUT ¹					
Divide = Bypass	335	490	635	ps	
Divide = 2 – 32	375	545	695	ps	
Variation with Temperature		0.5		ps/°C	
OUTPUT SKEW, LVPECL OUTPUTS					
OUT1 to OUT0 on Same Part, t _{SKP} ²	70	100	140	ps	
OUT1 to OUT2 on Same Part, t _{SKP} ²	15	45	80	ps	
OUT0 to OUT2 on Same Part, t _{SKP} ²	45	65	90	Ps	
All LVPECL OUT Across Multiple Parts, t _{SKP_AB} ³			275	ps	
Same LVPECL OUT Across Multiple Parts, t _{SKP_AB} ³			130	ps	
LVDS					Termination = 100Ω differential
					Output level 40h (41h) <2:1> = 01b 3.5 mA termination current
Output Rise Time, t _{RL}		200	350	nc	20% to 80%, measured differentially
Output Fall Time, t _{FL}		210	350	ps ps	80% to 20%, measured differentially
PROPAGATION DELAY, t _{LVDS} , CLK-TO-LVDS OUT ¹		210	330	ps	Delay off on OUT4
OUT3 to OUT4					Delay on on out
Divide = Bypass	0.99	1.33	1.59	ns	
Divide = $2 - 32$	1.04	1.38	1.64	ns	
Variation with Temperature	1.04	0.9	1.04	ps/°C	
OUTPUT SKEW, LVDS OUTPUTS		0.5		p3/ C	Delay off on OUT4
OUT3 to OUT4 on Same Part, t _{SKV} ²	-85		+270	ps	Delay on on oor4
All LVDS OUTs Across Multiple Parts, t _{SKV_AB} ³			450	ps	
Same LVDS OUT Across Multiple Parts, tskv_AB ³			325	ps	
CMOS				P	B outputs are inverted; termination = open
Output Rise Time, t _{RC}		681	865	ps	20% to 80%; C _{LOAD} = 3 pF
Output Fall Time, t _{FC}		646	992	ps	80% to 20%; C _{LOAD} = 3 pF
PROPAGATION DELAY, t _{CMOS} , CLK-TO-CMOS OUT ¹					Delay off on OUT4
Divide = Bypass	1.02	1.39	1.71	ns	
Divide = $2 - 32$	1.07	1.44	1.76	ns	
Variation with Temperature		1		ps/°C	
OUTPUT SKEW, CMOS OUTPUTS				'	Delay off on OUT4
OUT3 to OUT4 on Same Part, t _{SKC} ²	-140	+145	+300		
All CMOS OUT Across Multiple Parts, t _{SKC_AB} ³			650	ps	
Same CMOS OUT Across Multiple Parts, t _{SKC_AB} ³			500	ps	
LVPECL-TO-LVDS OUT	1			<u>'</u>	Everything the same; different logic type
Output Skew, t _{SKP_V}	0.74	0.92	1.14	ns	LVPECL to LVDS on same part
LVPECL-TO-CMOS OUT	1				Everything the same; different logic type
Output Skew, t _{SKP_C}	0.88	1.14	1.43	ns	LVPECL to CMOS on same part
LVDS-TO-CMOS OUT			-		Everything the same; different logic type
Output Skew, t _{skv_c}	158	353	506	ps	LVDS to CMOS on same part

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DELAY ADJUST					OUT4; LVDS and CMOS
Shortest Delay Range⁴					35h <5:1> 11111b
Zero Scale	0.05	0.36	0.68	ns	36h <5:1> 00000b
Full Scale	0.72	1.12	1.51	ns	36h <5:1> 11111b
Linearity, DNL		0.5		LSB	
Linearity, INL		8.0		LSB	
Longest Delay Range⁴					35h <5:1> 00000b
Zero Scale	0.20	0.57	0.95	ns	36h <5:1> 00000b
Full Scale	9.0	10.2	11.6	ns	36h <5:1> 11111b
Linearity, DNL		0.3		LSB	
Linearity, INL		0.6		LSB	
Delay Variation with Temperature					
Long Delay Range, 10 ns⁵					
Zero Scale		0.35		ps/°C	
Full Scale		-0.14		ps/°C	
Short Delay Range, 1 ns⁵					
Zero Scale		0.51		ps/°C	
Full Scale		0.67		ps/°C	

¹ The measurements are for CLK1. For CLK2, add approximately 25 ps.
² This is the difference between any two similar delay paths within a single device operating at the same voltage and temperature.
³ This is the difference between any two similar delay paths across multiple devices operating at the same voltage and temperature.
⁴ Incremental delay; does not include propagation delay.
⁵ All delays between zero scale and full scale can be estimated by linear interpolation.

CLOCK OUTPUT PHASE NOISE

Table 5.

Parameter	Min Typ	Max Unit	Test Conditions/Comments
CLK1-TO-LVPECL ADDITIVE PHASE NOISE			Distribution Section only; does not include PLL or external VCO/VCXO
CLK1 = 622.08 MHz, OUT = 622.08 MHz			Input slew rate > 1 V/ns
Divide Ratio = 1			
@ 10 Hz Offset	-125	dBc/H	z
@ 100 Hz Offset	-132	dBc/H	z
@ 1 kHz Offset	-140	dBc/H	z
@ 10 kHz Offset	-148	dBc/H	z
@ 100 kHz Offset	-153	dBc/H	z
>1 MHz Offset	-154	dBc/H	z
CLK1 = 622.08 MHz, OUT = 155.52 MHz			
Divide Ratio = 4			
@ 10 Hz Offset	-128	dBc/H	z
@ 100 Hz Offset	-140	dBc/H	z
@ 1 kHz Offset	-148	dBc/H	z
@ 10 kHz Offset	-155	dBc/H	z
@ 100 kHz Offset	-161	dBc/H	z
>1 MHz Offset	-161	dBc/H	z
CLK1 = 622.08 MHz, OUT = 38.88 MHz			
Divide Ratio = 16			
@ 10 Hz Offset	-135	dBc/H	z
@ 100 Hz Offset	-145	dBc/H	z
@ 1 kHz Offset	-158	dBc/H	z
@ 10 kHz Offset	-165	dBc/H	
@ 100 kHz Offset	-165	dBc/H	z
>1 MHz Offset	-166	dBc/H	
CLK1 = 491.52 MHz, OUT = 61.44 MHz			
Divide Ratio = 8			
@ 10 Hz Offset	-131	dBc/H	z
@ 100 Hz Offset	-142	dBc/H	z
@ 1 kHz Offset	-153	dBc/H	
@ 10 kHz Offset	-160	dBc/H	z
@ 100 kHz Offset	-165	dBc/H	
>1 MHz Offset	-165	dBc/H	
CLK1 = 491.52 MHz, OUT = 245.76 MHz			
Divide Ratio = 2			
@ 10 Hz Offset	-125	dBc/H	z
@ 100 Hz Offset	-132	dBc/H	
@ 1 kHz Offset	-140	dBc/H	z
@ 10 kHz Offset	-151	dBc/H	
@ 100 kHz Offset	-157	dBc/H	
>1 MHz Offset	-158	dBc/H	
CLK1 = 245.76 MHz, OUT = 61.44 MHz	.55	3.55,	
Divide Ratio = 4			
@ 10 Hz Offset	-138	dBc/H	z
@ 100 Hz Offset	-144	dBc/H	
@ 1 kHz Offset	-154	dBc/H	
@ 10 kHz Offset	-163	dBc/H	
@ 100 kHz Offset	-164	dBc/H	
>1 MHz Offset	-165	dBc/H	

Parameter	Min Typ	Max Unit	Test Conditions/Comments
CLK1-TO-LVDS ADDITIVE PHASE NOISE			Distribution Section only; does not include PLL or external VCO/VCXO
CLK1 = 622.08 MHz, OUT= 622.08 MHz			include i Le di external ved/vexo
Divide Ratio = 1			
@ 10 Hz Offset	-100	dBc/H	lz l
@ 100 Hz Offset	-110	dBc/h	
@ 1 kHz Offset	-118	dBc/F	
@ 10 kHz Offset	-129	dBc/F	
@ 100 kHz Offset	-135	dBc/F	
@ 1 MHz Offset	-140	dBc/F	
>10 MHz Offset	-148	dBc/F	
CLK1 = 622.08 MHz, OUT = 155.52 MHz	110	abe/1	12
Divide Ratio = 4			
@ 10 Hz Offset	-112	dBc/H	17
@ 100 Hz Offset	-122	dBc/h	
@ 1 kHz Offset	-132	dBc/F	
@ 10 kHz Offset	-142	dBc/F	
@ 100 kHz Offset	-148	dBc/F	
@ 1 MHz Offset	-152	dBc/F	
>10 MHz Offset	-155 -155	dBc/F	
CLK1 = 491.52 MHz, OUT = 245.76 MHz	-155	dbc/1	
Divide Ratio = 2			
@ 10 Hz Offset	-108	dBc/H	17
@ 100 Hz Offset	-108 -118	dBc/F	
@ 1 kHz Offset	-118 -128	dBc/F	
@ 10 kHz Offset	-128 -138	dBc/F	
_			
@ 100 kHz Offset	-145	dBc/F	
@ 1 MHz Offset	-148	dBc/F	
>10 MHz Offset	-154	dBc/F	12
CLK1 = 491.52 MHz, OUT = 122.88 MHz			
Divide Ratio = 4 @ 10 Hz Offset	110	dD a /l	ı_
•	-118	dBc/F	
@ 100 Hz Offset	-129	dBc/F	
@ 1 kHz Offset	-136	dBc/F	
@ 10 kHz Offset	-147	dBc/F	
@ 100 kHz Offset	-153	dBc/F	
@ 1 MHz Offset	-156	dBc/F	
>10 MHz Offset	-158	dBc/F	1Z
CLK1 = 245.76 MHz, OUT = 245.76 MHz			
Divide Ratio = 1	100	alD a /I	
@ 10 Hz Offset	-108	dBc/F	
@ 100 Hz Offset	-118	dBc/H	
@ 1 kHz Offset	-128	dBc/F	
@ 10 kHz Offset	-138	dBc/H	
@ 100 kHz Offset	-145	dBc/F	
@ 1 MHz Offset	-148	dBc/F	
>10 MHz Offset	-155	dBc/F	1Z
CLK1 = 245.76 MHz, OUT = 122.88 MHz			
Divide Ratio = 2			
@ 10 Hz Offset	-118	dBc/H	
@ 100 Hz Offset	-127	dBc/H	
@ 1 kHz Offset	-137	dBc/F	
@ 10 kHz Offset	-147	dBc/F	łz

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
@ 100 kHz Offset		-154		dBc/Hz	
@ 1 MHz Offset		-156		dBc/Hz	
>10 MHz Offset		-158		dBc/Hz	
CLK1-TO-CMOS ADDITIVE PHASE NOISE					Distribution Section only; does not include PLL or external VCO/VCXO
CLK1 = 245.76 MHz, OUT = 245.76 MHz					include FLE of external VCO/VCAO
Divide Ratio = 1					
@ 10 Hz Offset		-110		dBc/Hz	
@ 100 Hz Offset		-121		dBc/Hz	
@ 1 kHz Offset		-130		dBc/Hz	
@ 10 kHz Offset		-140		dBc/Hz	
@ 100 kHz Offset		-145		dBc/Hz	
@ 1 MHz Offset		-149		dBc/Hz	
> 10 MHz Offset		-156		dBc/Hz	
CLK1 = 245.76 MHz, OUT = 61.44 MHz					
Divide Ratio = 4					
@ 10 Hz Offset		-122		dBc/Hz	
@ 100 Hz Offset		-132		dBc/Hz	
@ 1 kHz Offset		-143		dBc/Hz	
@ 10 kHz Offset		-152		dBc/Hz	
@ 100 kHz Offset		-158		dBc/Hz	
@ 1 MHz Offset		-160		dBc/Hz	
>10 MHz Offset		-162		dBc/Hz	
CLK1 = 78.6432 MHz, OUT = 78.6432 MHz					
Divide Ratio = 1					
@ 10 Hz Offset		-122		dBc/Hz	
@ 100 Hz Offset		-132		dBc/Hz	
@ 1 kHz Offset		-140		dBc/Hz	
@ 10 kHz Offset		-150		dBc/Hz	
@ 100 kHz Offset		-155		dBc/Hz	
@ 1 MHz Offset		-158		dBc/Hz	
>10 MHz Offset		-160		dBc/Hz	
CLK1 = 78.6432 MHz, OUT = 39.3216 MHz					
Divide Ratio = 2					
@ 10 Hz Offset		-128		dBc/Hz	
@ 100 Hz Offset		-136		dBc/Hz	
@ 1 kHz Offset		-146		dBc/Hz	
@ 10 kHz Offset		-155		dBc/Hz	
@ 100 kHz Offset		-161		dBc/Hz	
>1 MHz Offset		-162		dBc/Hz	

CLOCK OUTPUT ADDITIVE TIME JITTER

Table 6.

Parameter	Min Typ	Max	Unit	Test Conditions/Comments
LVPECL OUTPUT ADDITIVE TIME JITTER				Distribution Section only; does not include PLL or external VCO/VCXO
CLK1 = 622.08 MHz	40		fs rms	BW = 12 kHz - 20 MHz (OC-12)
Any LVPECL (OUT0 to OUT2) = 622.08 MHz				
Divide Ratio = 1				
CLK1 = 622.08 MHz	55		fs rms	BW = 12 kHz - 20 MHz (OC-3)
Any LVPECL (OUT0 to OUT2) = 155.52 MHz				
Divide Ratio = 4				
CLK1 = 400 MHz	215		fs rms	Calculated from SNR of ADC method; $F_C = 100$ MHz with $A_{IN} = 170$ MHz
Any LVPECL (OUT0 to OUT2) = 100 MHz				
Divide Ratio = 4				
CLK1 = 400 MHz	215		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
Any LVPECL (OUT0 to OUT2) = 100 MHz				
Divide Ratio = 4				
Other LVPECL = 100 MHz				Interferer(s)
Both LVDS (OUT3, OUT4) = 100 MHz				Interferer(s)
CLK1 = 400 MHz	222		fs rms	Calculated from SNR of ADC method; $F_C = 100$ MHz with $A_{IN} = 170$ MHz
Any LVPECL (OUT0 to OUT2) = 100 MHz				
Divide Ratio = 4				
Other LVPECL = 50 MHz				Interferer(s)
Both LVDS (OUT3, OUT4) = 50 MHz				Interferer(s)
CLK1 = 400 MHz	225		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
Any LVPECL (OUT0 to OUT2) = 100 MHz				
Divide Ratio = 4				
Other LVPECL = 50 MHz				Interferer(s)
Both CMOS (OUT3, OUT4) = 50 MHz (B Outputs Off)				Interferer(s)
CLK1 = 400 MHz	225		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
Any LVPECL (OUT0 to OUT2) = 100 MHz				
Divide Ratio = 4				Interference)
Other LVPECL = 50 MHz				Interferer(s)
Both CMOS (OUT3, OUT4) = 50 MHz (B Outputs On)				Interferer(s)
LVDS OUTPUT ADDITIVE TIME JITTER				Distribution Section only; does not include PLL or external VCO/VCXO
CLK1 = 400 MHz	264		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
LVDS (OUT3) = 100 MHz				
Divide Ratio = 4				
CLK1 = 400 MHz	319		fs rms	Calculated from SNR of ADC method; $F_C = 100$ MHz with $A_{IN} = 170$ MHz
LVDS (OUT4) = 100 MHz				
Divide Ratio = 4				

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CLK1 = 400 MHz		395		fs rms	Calculated from SNR of ADC method;
LVDC (OUT2) 100 MIL					$F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
LVDS (OUT3) = 100 MHz					
Divide Ratio = 4					
LVDS (OUT4) = 50 MHz					Interferer(s)
All LVPECL = 50 MHz		205			Interferer(s)
CLK1 = 400 MHz		395		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
LVDS (OUT4) = 100 MHz					
Divide Ratio = 4					
LVDS (OUT3) = 50 MHz					Interferer(s)
All LVPECL = 50 MHz					Interferer(s)
CLK1 = 400 MHz		367		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
LVDS (OUT3) = 100 MHz					
Divide Ratio = 4					
CMOS (OUT4) = 50 MHz (B Outputs Off)					Interferer(s)
All LVPECL = 50 MHz					Interferer(s)
CLK1 = 400 MHz		367		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
LVDS (OUT4) = 100 MHz					
Divide Ratio = 4					
CMOS (OUT3) = 50 MHz (B Outputs Off)					Interferer(s)
All LVPECL = 50 MHz					Interferer(s)
CLK1 = 400 MHz		548		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
LVDS (OUT3) = 100 MHz					
Divide Ratio = 4					
CMOS (OUT4) = 50 MHz (B Outputs On)					Interferer(s)
All LVPECL = 50 MHz					Interferer(s)
CLK1 = 400 MHz		548		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
LVDS (OUT4) = 100 MHz					
Divide Ratio = 4					
CMOS (OUT3) = 50 MHz (B Outputs On)					Interferer(s)
All LVPECL = 50 MHz					Interferer(s)
CMOS OUTPUT ADDITIVE TIME JITTER					Distribution Section only; does not include PLL or external VCO/VCX
CLK1 = 400 MHz		275		fs rms	Calculated from SNR of ADC method;
Both CMOS (OUT3, OUT4) = 100 MHz (B Output On)					$F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
Divide Ratio = 4					
CLK1 = 400 MHz		400		fs rms	Calculated from SNR of ADC method;
CMOS (OLIT2) = 100 MHz (D Outroot On)					$F_C = 100 \text{ MHz with } A_{IN} = 170 \text{ MHz}$
CMOS (OUT3) = 100 MHz (B Output On)					
Divide Ratio = 4					Interference (a)
All LVPECL = 50 MHz					Interferer(s)
LVDS (OUT4) = 50 MHz		274		fo was a	Interferer(s)
CLK1 = 400 MHz		374		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
CMOS (OUT3) = 100 MHz (B Output On)					
Divide Ratio = 4					
All LVPECL = 50 MHz					Interferer(s)
CMOS (OUT4) = 50 MHz (B Output Off)					Interferer(s)

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CLK1 = 400 MHz		555		fs rms	Calculated from SNR of ADC method; $F_C = 100 \text{ MHz}$ with $A_{IN} = 170 \text{ MHz}$
CMOS (OUT3) = 100 MHz (B Output On)					
Divide Ratio = 4					
All LVPECL = 50 MHz					Interferer(s)
CMOS (OUT4) = 50 MHz (B Output On)					Interferer(s)
DELAY BLOCK ADDITIVE TIME JITTER ¹					Incremental additive jitter
100 MHz Output					
Delay FS = 1 ns (1600 μ A, 1C) Fine Adj. 00000		0.61		ps	
Delay FS = 1 ns (1600 μ A, 1C) Fine Adj. 11111		0.73		ps	
Delay FS = 2 ns (800 μ A, 1C) Fine Adj. 00000		0.71		ps	
Delay FS = 2 ns (800 μ A, 1C) Fine Adj. 11111		1.2		ps	
Delay FS = 3 ns (800 μ A, 4C) Fine Adj. 00000		0.86		ps	
Delay FS = 3 ns (800 μ A, 4C) Fine Adj. 11111		1.8		ps	
Delay FS = 4 ns (400 μ A, 4C) Fine Adj. 00000		1.2		ps	
Delay FS = 4 ns (400 μ A, 4C) Fine Adj. 11111		2.1		ps	
Delay FS = 5 ns (200 μ A, 1C) Fine Adj. 00000		1.3		ps	
Delay FS = 5 ns (200 μ A, 1C) Fine Adj. 11111		2.7		ps	
Delay FS = 11 ns (200 μ A, 4C) Fine Adj. 00000		2.0		ps	
Delay FS = 11 ns (200 μ A, 4C) Fine Adj. 00100		2.8		ps	

¹ This value is incremental. That is, it is in addition to the jitter of the LVDS or CMOS output without the delay. To estimate the total jitter, the LVDS or CMOS output jitter should be added to this value using the root sum of the squares (RSS) method.

PLL AND DISTRIBUTION PHASE NOISE AND SPURIOUS

Table 7.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
PHASE NOISE AND SPURIOUS					Depends on VCO/VCXO selection. Measured at LVPECL
					clock outputs; ABP = 6 ns; I_{CP} = 5 mA; Ref = 30.72 MHz.
VCXO = 245.76 MHz,					VCXO is Toyocom TCO-2112 245.76.
$F_{PFD} = 1.2288 \text{ MHz}; R = 25, N = 200$					
245.76 MHz Output					Divide by 1.
Phase Noise @100 kHz Offset		<-145		dBc/Hz	Dominated by VCXO phase noise.
Spurious		<-97		dBc	First and second harmonics of FPFD.
					Below measurement floor.
61.44 MHz Output					Divide by 4.
Phase Noise @100 kHz Offset		<-155		dBc/Hz	Dominated by VCXO phase noise.
Spurious		<-97		dBc	First and second harmonics of FPFD.
					Below measurement floor.

SERIAL CONTROL PORT

Table 8.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
CSB, SCLK (INPUTS)					CSB and SCLK have 30 kΩ
					internal pull-down resistors
Input Logic 1 Voltage	2.0			V	
Input Logic 0 Voltage			0.8	V	
Input Logic 1 Current		110		μΑ	
Input Logic 0 Current			1	μΑ	
Input Capacitance		2		pF	
SDIO (WHEN INPUT)					
Input Logic 1 Voltage	2.0			V	
Input Logic 0 Voltage			0.8	V	
Input Logic 1 Current		10		nA	
Input Logic 0 Current		10		nA	
Input Capacitance		2		pF	
SDIO, SDO (OUTPUTS)					
Output Logic 1 Voltage	2.7			V	
Output Logic 0 Voltage			0.4	V	
TIMING					
Clock Rate (SCLK, 1/t _{SCLK})			25	MHz	
Pulse Width High, t _{PWH}	16			ns	
Pulse Width Low, t _{PWL}	16			ns	
SDIO to SCLK Setup, t _{DS}	2			ns	
SCLK to SDIO Hold, t _{DH}	1			ns	
SCLK to Valid SDIO and SDO, t _{DV}	6			ns	
CSB to SCLK Setup and Hold, t _s , t _H	2			ns	
CSB Minimum Pulse Width High, t _{PWH}	3			ns	

FUNCTION PIN

Table 9.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
INPUT CHARACTERISTICS					The FUNCTION pin has a 30 k Ω internal pull-down resistor. This pin should normally be held high. Do not leave NC.
Logic 1 Voltage	2.0			V	
Logic 0 Voltage			0.8	V	
Logic 1 Current		110		μΑ	
Logic 0 Current			1	μΑ	
Capacitance		2		pF	
RESET TIMING					
Pulse Width Low	50			ns	
SYNC TIMING					
Pulse Width Low	1.5			High speed clock cycles	High speed clock is CLK1 or CLK2, whichever is used for distribution.

STATUS PIN

Table 10.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
OUTPUT CHARACTERISTICS					When selected as a digital output (CMOS); there are other modes in which the STATUS pin is not CMOS digital output. See Figure 37.
Output Voltage High (V _{он})	2.7			V	
Output Voltage Low (Vol)			0.4	V	
MAXIMUM TOGGLE RATE		100		MHz	Applies when PLL mux is set to any divider or counter output, or PFD up/down pulse. Also applies in analog lock detect mode. Usually debug mode only. Beware that spurs may couple to output when this pin is toggling.
ANALOG LOCK DETECT Capacitance		3		рF	On-chip capacitance; used to calculate RC time constant for analog lock detect readback. Use a pull-up resistor.

POWER

Table 11.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
POWER-UP DEFAULT MODE POWER DISSIPATION		550	600	mW	Power-up default state; does not include power dissipated in output load resistors. No clock.
POWER DISSIPATION			800	mW	All outputs on. Three LVPECL outputs @ 800 MHz, two CMOS out @ 62 MHz (5 pF load). Does not include power dissipated in external resistors.
			850	mW	All outputs on. Three LVPECL outputs @ 800 MHz, two CMOS out @ 125 MHz (5 pF load). Does not include power dissipated in external resistors.
Full Sleep Power-Down		35	60	mW	Maximum sleep is entered by setting 0Ah<1:0> = 01b and 58h<4> = 1b. This powers off the PLL BG and the distribution BG references. Does not include power dissipated in terminations.
Power-Down (PDB)		60	80	mW	Set FUNCTION pin for PDB operation by setting 58h<6:5> = 11b. Pull PDB low. Does not include power dissipated in terminations.
POWER DELTA					
CLK1, CLK2 Power-Down	10	15	25	mW	
Divider, DIV 2 – 32 to Bypass	23	27	33	mW	For each divider.
LVPECL Output Power-Down (PD2, PD3)	50	65	75	mW	For each output. Does not include dissipation in termination (PD2 only).
LVDS Output Power-Down	80	92	110	mW	For each output.
CMOS Output Power-Down (Static)	56	70	85	mW	For each output. Static (no clock).
CMOS Output Power-Down (Dynamic)	115	150	190	mW	For each CMOS output, single-ended. Clocking at 62 MHz with 5 pF load.
CMOS Output Power-Down (Dynamic)	125	165	210	mW	For each CMOS output, single-ended. Clocking at 125 MHz with 5 pF load.
Delay Block Bypass	20	24	60	mW	Vs. delay block operation at 1 ns fs with maximum delay; output clocking at 25 MHz.
PLL Section Power-Down	5	15	40	mW	

TIMING DIAGRAMS




Figure 2. CLK1/CLK1B to Clock Output Timing, DIV = 1 Mode




Figure 3. LVPECL Timing, Differential




Figure 4. LVDS Timing, Differential




Figure 5. CMOS Timing, Single-Ended, 3 pF Load

ABSOLUTE MAXIMUM RATINGS

Table 12.

	With			
	Respect			
Parameter or Pin	to	Min	Max	Unit
VS	GND	-0.3	+3.6	V
VCP	GND	-0.3	+5.8	V
VCP	Vs	-0.3	+5.8	V
REFIN, REFINB	GND	-0.3	$V_{s} + 0.3$	V
RSET	GND	-0.3	$V_{s} + 0.3$	V
CPRSET	GND	-0.3	$V_{s} + 0.3$	V
CLK1, CLK1B, CLK2, CLK2B	GND	-0.3	$V_{s} + 0.3$	V
CLK1	CLK1B	-1.2	+1.2	V
CLK2	CLK2B	-1.2	+1.2	V
SCLK, SDIO, SDO, CSB	GND	-0.3	$V_{s} + 0.3$	V
OUT0, OUT1, OUT2, OUT3, OUT4	GND	-0.3	$V_{s} + 0.3$	V
FUNCTION	GND	-0.3	$V_{s} + 0.3$	V
STATUS	GND	-0.3	$V_{s} + 0.3$	V
Junction Temperature			150	°C
Storage Temperature		-65	+150	°C
Lead Temperature (10 sec)			300	°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

Thermal Resistance¹

48-Lead LFCSP $\theta_{IA} = 28.5^{\circ}\text{C/W}$

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



¹ Thermal impedance measurements were taken on a 4-layer board in still air, in accordance with EIA/JESD51-7.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 6. 48-Lead LFCSP Pin Configuration

Note that the exposed paddle on this package is an electrical connection as well as a thermal enhancement. For the device to function properly, the paddle must be attached to ground, GND.

Table 13. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	REFIN	PLL Reference Input.
2	REFINB	Complementary PLL Reference Input.
3, 6, 9, 18, 22, 23, 25, 28, 29, 32, 33, 36, 39, 40, 44, 48	VS	Power Supply (3.3 V).
4	VCP	Charge Pump Power Supply. It should be greater than or equal to VS. VCP can be set as high as 5.5 V for VCOs, requiring extended tuning range.
5	CP	Charge Pump Output.
7	CLK2	Clock Input. Used to connect external VCO/VCXO to feedback divider, N. CLK2 also drives the distribution section of the chip and may be used as a generic clock input when PLL is not used.
8	CLK2B	Complementary Clock Input. Used in conjunction with CLK2.
10	CLK1	Clock Input. Drives distribution section of the chip.
11	CLK1B	Complementary Clock Input. Used in conjunction with CLK1.
12	FUNCTION	Multipurpose Input. May be programmed as a reset (RESETB), sync (SYNCB), or power-down (PDB) pin. This pin is internally pulled down by a 30 k Ω resistor. If this pin is left NC, the part is in reset by default. To avoid this, connect this pin to V _S with a 1 k Ω resistor.
13	STATUS	Output Used to Monitor PLL Status and Sync Status.
14	SCLK	Serial Data Clock.
15	SDIO	Serial Data I/O.
16	SDO	Serial Data Output.
17	CSB	Serial Port Chip Select.
19, 24, 37, 38, 43, 46	GND	Ground.
20	OUT2B	Complementary LVPECL Output.
21	OUT2	LVPECL Output.
26	OUT1B	Complementary LVPECL Output.
27	OUT1	LVPECL Output.
30	OUT4B	Complementary LVDS/Inverted CMOS Output. OUT4 includes a delay block.
31	OUT4	LVDS/CMOS Output. OUT4 includes a delay block.
34	OUT3B	Complementary LVDS/Inverted CMOS Output.
35	OUT3	LVDS/CMOS Output.
41	OUT0B	Complementary LVPECL Output.
42	OUT0	LVPECL Output.
45	RSET	Current Set Resistor to Ground. Nominal value = $4.12 \text{ k}\Omega$.
47	CPRSET	Charge Pump Current Set Resistor to Ground. Nominal value = 5.1 k Ω .

Note that the exposed paddle on this package is an electrical connection as well as a thermal enhancement. For the device to function properly, the paddle must be attached to ground, GND.

TERMINOLOGY

Phase Jitter and Phase Noise

An ideal sine wave can be thought of as having a continuous and even progression of phase with time from 0 degrees to 360 degrees for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time. This phenomenon is called phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, which is characterized statistically as being Gaussian (normal) in distribution.

This phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in dB) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 10 kHz to 10 MHz). This is called the integrated phase noise over that frequency offset interval and can be readily related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on the performance of ADCs, DACs, and RF mixers. It lowers the achievable dynamic range of the converters and mixers, although they are affected in somewhat different ways.

Time litter

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings is seen to vary. In a square wave, the time jitter is seen as a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Since these variations are random in nature, the time jitter is specified in units of seconds root mean square (rms) or 1 sigma of the Gaussian distribution.

Time jitter that occurs on a sampling clock for a DAC or an ADC decreases the SNR and dynamic range of the converter. A sampling clock with the lowest possible jitter provides the highest performance from a given converter.

Additive Phase Noise

It is the amount of phase noise that is attributable to the device or subsystem being measured. The phase noise of any external oscillators or clock sources has been subtracted. This makes it possible to predict the degree to which the device impacts the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contribute their own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise.

Additive Time Jitter

It is the amount of time jitter that is attributable to the device or subsystem being measured. The time jitter of any external oscillators or clock sources has been subtracted. This makes it possible to predict the degree to which the device will impact the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contribute their own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Power vs. Frequency—LVPECL, LVDS (PLL Off)




Figure 8. CLK1 Smith Chart (Evaluation Board)




Figure 9. CLK2 Smith Chart (Evaluation Board)




Figure 10. Power vs. Frequency—LVPECL, CMOS (PLL Off)




Figure 11. REFIN Smith Chart (Evaluation Board)




Figure 12. Phase Noise, LVPECL, DIV 1, FVCXO = 245.76 MHz, FOUT = 245.76 MHz, FPFD = 1.2288 MHz, R = 25, N = 200




Figure 13. PLL Reference Spurs: VCO 1.5 GHz, FPFD = 1 MHz




Figure 14. Charge Pump Output Characteristics @ $VCP_S = 3.3 V$




Figure 15. Phase Noise, LVPECL, DIV 4, FVCXO = 245.76 MHz, FOUT = 61.44 MHz, FPFD = 1.2288 MHz, R = 25, N = 200




Figure 16. Phase Noise (Referred to CP Output) vs. PFD Frequency




Figure 17. Charge Pump Output Characteristics @ $VCP_S = 5.0 V$




Figure 18. LVPECL Differential Output @ 800 MHz




Figure 19. LVDS Differential Output @ 800 MHz




Figure 20. CMOS Single-Ended Output @ 250 MHz with 10 pF Load




Figure 21. LVPECL Differential Output Swing vs. Frequency




Figure 22. LVDS Differential Output Swing vs. Frequency




Figure 23. CMOS Single-Ended Output Swing vs. Frequency and Load