

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









12 LVPECL/24 CMOS Output Clock Generator

Data Sheet AD9520-5

FEATURES

Low phase noise, phase-locked loop (PLL)

Optional external 3.3 V/5 V VCO/VCXO to 2.4 GHz

1 differential or 2 single-ended reference inputs

Accepts CMOS, LVDS, or LVPECL references to 250 MHz

Accepts 16.62 MHz to 33.3 MHz crystal for reference input

Optional reference clock doubler

Reference monitoring capability

Automatic/ manual reference holdover and reference switchover modes, with revertive switching

and the second of the second o

Glitch-free switchover between references

Automatic recovery from holdover

Digital or analog lock detect, selectable

Optional zero delay operation

Twelve 1.6 GHz LVPECL outputs divided into 4 groups

Each group of 3 outputs shares a 1-to-32 divider with phase delay

Additive output jitter as low as 225 fs rms

Channel-to-channel skew grouped outputs < 16 ps

Each LVPECL output can be configured as 2 CMOS outputs

(for f_{out} ≤ 250 MHz)

Automatic synchronization of all outputs on power-up Manual output synchronization available

SPI- and I²C-compatible serial control port

64-lead LFCSP

Nonvolatile EEPROM stores configuration settings

APPLICATIONS

Low jitter, low phase noise clock distribution Clock generation and translation for SONET, 10Ge, 10GFC, Synchronous Ethernet, OTU2/3/4

Forward error correction (G.710)

Clocking high speed ADCs, DACs, DDCs, DUCs, MxFEs

High performance wireless transceivers

ATE and high performance instrumentation

Broadband infrastructures

GENERAL DESCRIPTION

The AD9520-5¹ provides a multioutput clock distribution function with subpicosecond jitter performance, along with an on-chip PLL that can be used with an external VCO.

The AD9520-5 serial interface supports both SPI and I²C ports. An in-package EEPROM, which can be programmed through the serial interface, can store user-defined register settings for power-up and chip reset.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The AD9520-5 features 12 LVPECL outputs in four groups. Any of the 1.6 GHz LVPECL outputs can be reconfigured as two 250 MHz CMOS outputs. If an application requires LVDS drivers instead of LVPECL drivers, refer to the AD9522-5.

Each group of three outputs has a divider that allows both the divide ratio (from 1 to 32) and the phase offset or coarse time delay to be set.

The AD9520-5 is available in a 64-lead LFCSP and can be operated from a single 3.3 V supply. The external VCO can have an operating voltage of up to 5.5 V. A separate output driver power supply can be from 2.375 V to 3.465 V.

The AD9520-5 is specified for operation over the standard industrial range of -40° C to $+85^{\circ}$ C.

¹ AD9520 is used throughout this data sheet to refer to all the members of the AD9520 family. However, when AD9520-5 is used, it refers to that specific member of the AD9520 family.

Rev. B Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD9520-5* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS 🖳

View a parametric search of comparable parts.

EVALUATION KITS

• AD9520-5 Evaluation Board

DOCUMENTATION

Application Notes

 AN-0983: Introduction to Zero-Delay Clock Timing Techniques

Data Sheet

 AD9520-5: 12 LVPECL/24 CMOS Output Clock Generator Data Sheet

User Guides

• Evaluation Software Documentation

SOFTWARE AND SYSTEMS REQUIREMENTS \Box

• Evaluation Software Tools

TOOLS AND SIMULATIONS

- · ADIsimCLK Design and Evaluation Software
- · AD9520-x IBIS Models

REFERENCE DESIGNS 🖵

CN0186

REFERENCE MATERIALS 🖵

Product Selection Guide

RF Source Booklet

DESIGN RESOURCES 🖵

- · AD9520-5 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD9520-5 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

| Features 1 |
|---|
| Applications1 |
| General Description |
| Functional Block Diagram1 |
| Revision History 3 |
| Specifications4 |
| Power Supply Requirements 4 |
| PLL Characteristics |
| Clock Inputs |
| Clock Outputs |
| Timing Characteristics |
| Clock Output Additive Phase Noise (Distribution Only; VCO Divider Not Used) |
| Clock Output Absolute Time Jitter (Clock Generation Using External VCXO)11 |
| Clock Output Additive Time Jitter (VCO Divider Not Used) |
| Clock Output Additive Time Jitter (VCO Divider Used) 12 |
| Serial Control Port—SPI Mode12 |
| Serial Control Port—I ² C Mode |
| PD, SYNC, EEPROM, and RESET Pins14 |
| Serial Port Setup Pins—SP1, SP014 |
| LD, STATUS, and REFMON Pins14 |
| Power Dissipation |
| Absolute Maximum Ratings16 |
| Thermal Resistance |
| ESD Caution |
| Pin Configuration and Function Descriptions17 |
| Typical Performance Characteristics20 |
| Ferminology |

| Detailed Block Diagram |
|--|
| Theory of Operation |
| Operational Configurations |
| Zero Delay Operation |
| Clock Distribution |
| Reset Modes |
| Power-Down Modes |
| Serial Control Port |
| SPI/I ² C Port Selection |
| I ² C Serial Port Operation |
| SPI Serial Port Operation |
| SPI Instruction Word (16 Bits) |
| SPI MSB/LSB First Transfers |
| EEPROM Operations |
| Writing to the EEPROM52 |
| Reading from the EEPROM52 |
| Programming the EEPROM Buffer Segment |
| Thermal Performance |
| Register Map |
| Register Map Descriptions |
| Applications Information |
| Frequency Planning Using the AD952071 |
| Using the AD9520 Outputs for ADC Clock Applications 71 |
| LVPECL Clock Distribution |
| CMOS Clock Distribution |
| Outline Dimensions |
| Ordering Guide 74 |

REVISION HISTORY

| 10/2016—Rev. A to Rev. B |
|---|
| Changed AD9520 to AD9520-5Throughout |
| Change to PD Power-Down, Maximum Sleep Parameter, |
| Table 1515 |
| Updated Outline Dimensions74 |
| |
| 8/2013—Rev. 0 to Rev. A |
| Changes to Features Section, Applications Section, and |
| General Description Section1 |
| Changes to Table 24 |
| Changes to Input Frequency Parameter; Change to Input |
| Sensitivity, Differential Parameter Test Conditions/Comments, |
| Table 3 |
| Change to Output Differential Voltage, Vod Parameter Test |
| Conditions/Comments; Added Source Current and Sink |
| Current Parameters, Table 47 |
| Reordered Figure 2 to Figure 49 |
| Change to Reset Timing, Pulse Width Low Parameter, Table 1214 |
| Change to Junction Temperature, Table 16; Reformatted |
| Table 1616 |
| Added NC Note to Figure 5; Change to Pin 4 and Pin 22 |
| Description, Table 1817 |
| Reordered Figure 21 and Figure 2222 |
| Added Figure 25, Renumbered Sequentially23 |
| Change to Configuration of the PLL Section and Changes |
| to Charge Pump (CP) Section30 |
| Change to PLL Reference Inputs Section; Changes to |
| Reference Switchover Section31 |
| Change to Prescaler Section and A and B Counters Section32 |
| Changes to Table 2533 |
| Change to Clock Frequency Division Section; Changes to |
| VCO Divider Section; Added Channel Divider Maximum |
| Frequency Section39 |
| Reformatted Table 30 to Table 3340 |
| Change to Phase Offset or Coarse Time Delay Section41 |

| Change to LVPECL Output Drivers Section; Changes to CMOS |
|--|
| Output Drivers Section and Power-On Reset Section43 |
| Changes to Soft Reset via the Serial Port Section and Soft |
| Reset to Settings in EEPROM when EEPROM Pin = 0b |
| via the Serial Port Section44 |
| Change to Pin Descriptions Section and SPI Mode Operation |
| Section48 |
| Changes to SPI Instruction Word (16 Bits) Section49 |
| Changes to EEPROM Operations Section, Writing to the |
| EEPROM Section, and Reading from the EEPROM Section52 |
| Changes to Register Section Definition Group Section; |
| Added Operational Codes Section Heading53 |
| Changes to Table 4455 |
| Added Unused Bits to Register Map Descriptions Section; |
| Changes to Address 0x000, Bit 5, and Added Address 0x003, |
| Table 45; Changes to Address 0x000, Bit 5, and Added |
| Address 0x003, Table 4658 |
| Changes to Address 0x017, Bits[7:2], Table 4860 |
| Changes to Address 0x018, Bit 4, Table 4861 |
| Changes to Address 0x01A, Bits[5:0], Setting 101010, |
| Table 48 |
| Changes to Address 0x01B, Bits[4:0], Table 4863 |
| Changes to Address 0x191, Bit 5, and Address 0x194, Bit 5, |
| Table 50 |
| Changes to Address 0x197, Bit 5, Table 5067 |
| Changes to Address 0x19A, Bit 5, Table 5068 |
| Changes to Table 5469 |
| Changes to Address 0xB02, Bit 0, and Address 0xB03, Bit 0, |
| Table 5570 |
| Change to Frequency Planning Using the AD9520 Section71 |
| Added LVPECL Y-Termination and Far-End Thevenin |
| Termination Headings; Changes to CMOS Clock Distribution |
| Section |

10/2008—Revision 0: Initial Version

SPECIFICATIONS

Typical is given for $V_S = V_{S_DRV} = 3.3 \text{ V} \pm 5\%$; $V_S \le V_{CP} \le 5.25 \text{ V}$; $T_A = 25^{\circ}\text{C}$; $R_{SET} = 4.12 \text{ k}\Omega$; $CP_{RSET} = 5.1 \text{ k}\Omega$, unless otherwise noted. Minimum and maximum values are given over full V_S and T_A (-40°C to $+85^{\circ}\text{C}$) variation.

POWER SUPPLY REQUIREMENTS

Table 1.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|-----------------------|-------|------|---------|------|---|
| POWER PINS | | | | | |
| VS | 3.135 | 3.3 | 3.465 | V | 3.3 V ± 5% |
| VS_DRV | 2.375 | | V_{S} | V | Nominally 2.5 V to 3.3 V \pm 5% |
| VCP | Vs | | 5.25 | V | Nominally 3.3 V to $5.0 \text{ V} \pm 5\%$ |
| CURRENT SET RESISTORS | | | | | |
| RSET Pin Resistor | | 4.12 | | kΩ | Sets internal biasing currents; connect to ground |
| CPRSET Pin Resistor | | 5.1 | | kΩ | Sets internal CP current range, nominally 4.8 mA (CP_lsb = $600 \mu A$); actual current can be calculated by CP_lsb = $3.06/CP_{RSET}$; connect to ground |

PLL CHARACTERISTICS

Table 2.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-------|------|-------|-------|---|
| REFERENCE INPUTS | | • | | | |
| Differential Mode (REFIN, REFIN) | | | | | Differential mode (can accommodate single-ended input by ac grounding undriven input) |
| Input Frequency | 0 | | 250 | MHz | Frequencies below about 1 MHz should be dc- coupled; be careful to match V _{CM} (self-bias voltage) |
| Input Sensitivity | | 280 | | mV p- | PLL figure of merit (FOM) increases with increasing slew rate (see Figure 11); the input sensitivity is sufficient for ac-coupled LVDS and LVPECL signals |
| Self-Bias Voltage, REFIN | 1.35 | 1.60 | 1.75 | V | Self-bias voltage of REFIN ¹ |
| Self-Bias Voltage, REFIN | 1.30 | 1.50 | 1.60 | V | Self-bias voltage of REFIN ¹ |
| Input Resistance, REFIN | 4.0 | 4.8 | 5.9 | kΩ | Self-biased ¹ |
| Input Resistance, REFIN | 4.4 | 5.3 | 6.4 | kΩ | Self-biased ¹ |
| Dual Single-Ended Mode (REF1, REF2) | | | | | Two single-ended CMOS-compatible inputs |
| Input Frequency (AC-Coupled with DC Offset Off) | 10 | | 250 | MHz | Slew rate must be >50 V/μs |
| Input Frequency (AC-Coupled with DC Offset On) | | | 250 | MHz | Slew rate must be >50 V/µs, and input amplitude sensitivity specification must be met; see the input sensitivity parameter |
| Input Frequency (DC-Coupled) | 0 | | 250 | MHz | Slew rate > 50 V/μs; CMOS levels |
| Input Sensitivity (AC-Coupled with DC Offset Off) | 0.55 | | 3.28 | V p-p | V _{IH} should not exceed V _S |
| Input Sensitivity (AC-Coupled with DC Offset On) | 1.5 | | 2.78 | V p-p | V_{IH} should not exceed V_S |
| Input Logic High, DC Offset Off | 2.0 | | | V | |
| Input Logic Low, DC Offset Off | | | 8.0 | ٧ | |
| Input Current | -100 | | +100 | μΑ | |
| Input Capacitance | | 2 | | pF | Each pin, REFIN (REF1)/REFIN (REF2) |
| Pulse Width High/Low | 1.8 | | | ns | The amount of time that a square wave is high/low; determines the allowable input duty cycle |
| Crystal Oscillator | | | | | |
| Crystal Resonator Frequency Range | 16.62 | | 33.33 | MHz | |
| Maximum Crystal Motional Resistance | | | 30 | Ω | |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-------|------|------|------|--|
| PHASE/FREQUENCY DETECTOR (PFD) | | | | | |
| PFD Input Frequency | | | 100 | MHz | Antibacklash pulse width = 1.3 ns |
| | | | 45 | MHz | Antibacklash pulse width = 2.9 ns |
| Reference Input Clock Doubler Frequency | 0.004 | | 50 | MHz | |
| Antibacklash Pulse Width | | 1.3 | | ns | Register 0x017[1:0] = 01b |
| | | 2.9 | | ns | Register 0x017[1:0] = 00b; Register 0x017[1:0] = 11b |
| | | 6.0 | | ns | Register 0x017[1:0] = 10b |
| CHARGE PUMP (CP) | | | | | CP _V is the CP pin voltage; V _{CP} is the charge pump power supply voltage (VCP pin) |
| I _{CP} Sink/Source | | | | | Programmable |
| High Value | | 4.8 | | mA | With $CP_{RSET} = 5.1 \text{ k}\Omega$; higher I_{CP} is possible by changing CP_{RSET} |
| Low Value | | 0.60 | | mA | With $CP_{RSET} = 5.1 \text{ k}\Omega$; lower I_{CP} is possible by changing CP_{RSET} |
| Absolute Accuracy | | 2.5 | | % | $CP_V = V_{CP}/2$ |
| CP _{RSET} Range | 2.7 | | 10 | kΩ | |
| I _{CP} High Impedance Mode Leakage | | 1 | | nA | |
| Sink-and-Source Current Matching | | 1 | | % | $0.5 \text{ V} < \text{CP}_{V} < \text{V}_{CP} - 0.5 \text{ V}$; CP_{V} is the CP pin voltage; V_{CP} is the charge pump power supply voltage (VCP pin) |
| I_{CP} vs. V_{CP} | | 1.5 | | % | $0.5 V < CP_V < V_{CP} - 0.5 V$ |
| I_{CP} vs. Temperature | | 2 | | % | $CP_V = V_{CP}/2$ |
| PRESCALER (PART OF N DIVIDER) | | | | | |
| Prescaler Input Frequency | | | | | |
| P = 1 FD | | | 300 | MHz | |
| P = 2 FD | | | 600 | MHz | |
| P = 3 FD | | | 900 | MHz | |
| P = 2 DM (2/3) | | | 200 | MHz | |
| P = 4 DM (4/5) | | | 1000 | MHz | |
| P = 8 DM (8/9) | | | 2400 | MHz | |
| P = 16 DM (16/17) | | | 3000 | MHz | |
| P = 32 DM (32/33) | | | 3000 | MHz | |
| Prescaler Output Frequency | | | 300 | MHz | A, B counter input frequency (prescaler input frequency divided by P) |
| PLL N DIVIDER DELAY | | | | | Register 0x019[2:0]; see Table 48 |
| 000 | | Off | | | |
| 001 | | 385 | | ps | |
| 010 | | 486 | | ps | |
| 011 | | 623 | | ps | |
| 100 | | 730 | | ps | |
| 101 | | 852 | | ps | |
| 110 | | 976 | | ps | |
| 111 | | 1101 | | ps | |
| PLL R DIVIDER DELAY | | | | | Register 0x019[5:3]; see Table 48 |
| 000 | | Off | | | _ |
| 001 | | 365 | | ps | |
| 010 | | 486 | | ps | |
| 011 | | 608 | | ps | |
| 100 | | 730 | | ps | |
| 101 | | 852 | | ps | |
| 110 | | 976 | | ps | |
| · · · · · · · · · · · · · · · · · · · | 1 | | | 1 | 1 |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------|------|------|--------|---|
| PHASE OFFSET IN ZERO DELAY | | · | | | REF refers to REFIN (REF1)/REFIN (REF2) |
| Phase Offset (REF-to-LVPECL Clock Output Pins) in Zero Delay Mode | 560 | 1060 | 1310 | ps | When N delay and R delay are bypassed |
| Phase Offset (REF-to-LVPECL Clock Output Pins) in Zero Delay Mode | -320 | +50 | +240 | ps | When N delay setting = 110b, and R delay is bypassed |
| NOISE CHARACTERISTICS | | | | | |
| In-Band Phase Noise of the Charge Pump/ Phase Frequency Detector ² | | | | | The PLL in-band phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log(N) (where N is the value of the N divider) |
| 500 kHz PFD Frequency | | -165 | | dBc/Hz | |
| 1 MHz PFD Frequency | | -162 | | dBc/Hz | |
| 10 MHz PFD Frequency | | -152 | | dBc/Hz | |
| 50 MHz PFD Frequency | | -144 | | dBc/Hz | |
| PLL Figure of Merit (FOM) | | -222 | | dBc/Hz | Reference slew rate > 0.5 V/ns; FOM + 10 log(f _{PFD}) is an approximation of the PFD/CP in-band phase noise (in the flat region) inside the PLL loop bandwidth; when running closed-loop, the phase noise, as observed at the VCO output, is increased by 20 log(N); PLL figure of merit decreases with decreasing slew rate; see Figure 11 |
| PLL DIGITAL LOCK DETECT WINDOW ³ | | | | | Signal available at the LD, STATUS, and REFMON pins when selected by appropriate register settings; the lock detect threshold varies linearly with the value of the CPRSET resistor |
| Lock Threshold (Coincidence of Edges) | | | | | Selected by Register 0x017[1:0] and Register 0x018[4] (this is the threshold to go from unlock to lock) |
| Low Range (ABP 1.3 ns, 2.9 ns) | | 3.5 | | ns | Register 0x017[1:0] = 00b, 01b,11b; Register 0x018[4] = 1b |
| High Range (ABP 1.3 ns, 2.9 ns) | | 7.5 | | ns | Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 0b |
| High Range (ABP 6.0 ns) | | 3.5 | | ns | Register 0x017[1:0] = 10b; Register 0x018[4] = 0b |
| Unlock Threshold (Hysteresis) ³ | | | | | Selected by Register 0x017[1:0] and Register 0x018[4] (this is the threshold to go from lock to unlock) |
| Low Range (ABP 1.3 ns, 2.9 ns) | | 7 | | ns | Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 1b |
| High Range (ABP 1.3 ns, 2.9 ns) | | 15 | | ns | Register 0x017[1:0] = 00b, 01b, 11b; Register 0x018[4] = 0b |
| High Range (ABP 6.0 ns) | | 11 | | ns | Register 0x017[1:0] = 10b; Register 0x018[4] = 0b |

¹ The REFIN and REFIN self-bias points are offset slightly to avoid chatter on an open input condition.
² In-band means within the LBW of the PLL.
³ For reliable operation of the digital lock detect, the period of the PFD frequency must be greater than the unlock-after-lock time.

CLOCK INPUTS

Table 3.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|----------------|------|-----|--------|--|
| CLOCK INPUTS (CLK, CLK) | | | | | Differential input |
| Input Frequency | O ¹ | | 2.4 | GHz | High frequency distribution (VCO divider) |
| | 01 | | 2.0 | GHz | Distribution only (VCO divider bypassed); this is the frequency range supported by the channel divider for all divide ratios except divide-by-17 and divide-by-3 |
| | O ¹ | | 1.6 | GHz | Distribution only (VCO divider bypassed); this is the frequency range supported by all channel divider ratios |
| Input Sensitivity, Differential | | 150 | | mV p-p | Measured at 2.4 GHz; jitter performance is improved with slew rates > 1 V/ns; the input sensitivity is sufficient for ac-coupled LVDS and LVPECL signals |
| Input Level, Differential | | | 2 | V p-p | Larger voltage swings can turn on the protection diodes and can degrade jitter performance |
| Input Common-Mode Voltage, V _{CM} | 1.3 | 1.57 | 1.8 | V | Self-biased; enables ac coupling |
| Input Common-Mode Range, V _{CMR} | 1.3 | | 1.8 | V | With 200 mV p-p signal applied; dc-coupled |
| Input Sensitivity, Single-Ended | | 150 | | mV p-p | CLK ac-coupled; CLK ac-bypassed to RF ground |
| Input Resistance | 3.9 | 4.7 | 5.7 | kΩ | Self-biased |
| Input Capacitance | | 2 | | pF | |

 $^{^{\}rm 1}$ Below about 1 MHz, the input should be dc-coupled. Care should be taken to match $V_{\text{CM}}.$

CLOCK OUTPUTS

Table 4.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|---------------------------|--|--|------|--|
| LVPECL CLOCK OUTPUTS | | | | | Termination = 50Ω to $V_{S_DRV} - 2 V$ |
| OUTO, OUT1, OUT2, OUT3, OUT4, OUT5, OUT6, OUT7, OUT8, OUT9, OUT10, OUT11 | | | | | Differential (OUT, OUT) |
| Output Frequency, Maximum | 2400 | | | MHz | Using direct to output (see Figure 17); higher frequencies are possible, but the resulting amplitude does not meet the V_{OD} specification; the maximum output frequency is limited by the maximum frequency at the CLK inputs |
| Output High Voltage, V _{OH} | V _{S_DRV} - 1.07 | $\begin{array}{l} V_{S_DRV} \\ -0.96 \end{array}$ | $\begin{array}{l} V_{S_DRV} \\ -0.84 \end{array}$ | V | |
| Output Low Voltage, Vol | V _{S_DRV} - 1.95 | V _{S_DRV} - 1.79 | V _{S_DRV} - 1.64 | V | |
| Output Differential Voltage, VoD | 660 | 820 | 950 | mV | $V_{OH} - V_{OL}$ for each leg of a differential pair for default amplitude setting with the driver not toggling; the peak-topeak amplitude measured using a differential probe across the differential pair with the driver toggling is roughly $2\times$ these values (see Figure 17 for variation over frequency) |
| CMOS CLOCK OUTPUTS | | | | | |
| OUTOA, OUTOB, OUT1A, OUT1B, OUT2A, OUT2B, OUT3A, OUT3B, OUT4A, OUT4B, OUT5A, OUT5B, OUT6A, OUT6B, OUT7A, OUT7B, OUT8A, OUT8B, OUT9A, OUT9B, OUT10A, OUT10B, OUT11A, OUT11B | | | | | Single-ended; termination = 10 pF |
| Output Frequency | | | 250 | MHz | See Figure 18 |
| Output Voltage High, V _{OH} | V _s – 0.1 | | | V | 1 mA load, $V_{S_DRV} = 3.3 \text{ V}/2.5 \text{ V}$ |
| Output Voltage Low, Vol | | | 0.1 | V | 1 mA load, $V_{S_DRV} = 3.3 \text{ V}/2.5 \text{ V}$ |
| Output Voltage High, V _{OH} | 2.7 | | | V | 10 mA load, $V_{S_DRV} = 3.3 \text{ V}$ |
| Output Voltage Low, Vol | | | 0.5 | V | 10 mA load, $V_{S_DRV} = 3.3 \text{ V}$ |
| Output Voltage High, V _{OH} | 1.8 | | | V | 10 mA load, $V_{S_DRV} = 2.5 \text{ V}$ |
| Output Voltage Low, Vol | | | 0.6 | V | 10 mA load, $V_{S_DRV} = 2.5 \text{ V}$ |

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|----------------|-----|-----|-----|------|--|
| Source Current | | | | | Damage to the part can result if values are exceeded |
| Static | | | 20 | mA | |
| Dynamic | | | 16 | mA | |
| Sink Current | | | | | Damage to the part can result if values are exceeded |
| Static | | | 8 | mA | |
| Dynamic | | | 16 | mA | |

TIMING CHARACTERISTICS

Table 5.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|--|------|------|------|-------|---|
| LVPECL OUTPUT RISE/FALL TIMES | | | | | Termination = 50Ω to $V_{S_DRV} - 2 V$ |
| Output Rise Time, t _{RP} | | 130 | 170 | ps | 20% to 80%, measured differentially (rise/fall times are independent of V_s and are valid for $V_{s_DRV} = 3.3 \text{ V}$ and 2.5 V) |
| Output Fall Time, t _{FP} | | 130 | 170 | ps | 80% to 20%, measured differentially (rise/fall times are independent of V_S and are valid for $V_{S_DRV} = 3.3 \text{ V}$ and 2.5 V) |
| PROPAGATION DELAY, t _{PECL} , CLK-TO-LVPECL OUTPUT | | | | | |
| For All Divide Values | 850 | 1050 | 1280 | ps | High frequency clock distribution configuration |
| | 800 | 970 | 1180 | ps | Clock distribution configuration |
| Variation with Temperature | | 1.0 | | ps/°C | |
| OUTPUT SKEW, LVPECL OUTPUTS ¹ | | | | | Termination = 50Ω to $V_{S_DRV} - 2 V$ |
| LVPECL Outputs Sharing the Same Divider | | 5 | 16 | ps | $V_{S_DRV} = 3.3 \text{ V}$ |
| | | 5 | 20 | ps | $V_{S_DRV} = 2.5 \text{ V}$ |
| LVPECL Outputs on Different Dividers | | 5 | 45 | ps | $V_{S_DRV} = 3.3 \text{ V}$ |
| | | 5 | 60 | ps | $V_{S_DRV} = 2.5 \text{ V}$ |
| All LVPECL Outputs Across Multiple Parts | | | 190 | ps | $V_{S_DRV} = 3.3 \text{ V and } 2.5 \text{ V}$ |
| CMOS OUTPUT RISE/FALL TIMES | | | | | Termination = open |
| Output Rise Time, t _{RC} | | 750 | 960 | ps | 20% to 80%; $C_{LOAD} = 10 \text{ pF}$; $V_{S_DRV} = 3.3 \text{ V}$ |
| Output Fall Time, t _{FC} | | 715 | 890 | ps | 80% to 20%; $C_{LOAD} = 10 \text{ pF}$; $V_{S_DRV} = 3.3 \text{ V}$ |
| Output Rise Time, t _{RC} | | 965 | 1280 | ps | 20% to 80%; $C_{LOAD} = 10 \text{ pF}$; $V_{S_DRV} = 2.5 \text{ V}$ |
| Output Fall Time, t _{FC} | | 890 | 1100 | ps | 80% to 20%; $C_{LOAD} = 10 \text{ pF}$; $V_{S_DRV} = 2.5 \text{ V}$ |
| PROPAGATION DELAY, t _{CMOS} , CLK-TO-CMOS OUTPUT | | | | | Clock distribution configuration |
| For All Divide Values | 2.1 | 2.75 | 3.55 | ns | $V_{S_DRV} = 3.3 \text{ V}$ |
| | | 3.35 | | ns | $V_{S_DRV} = 2.5 \text{ V}$ |
| Variation with Temperature | | 2 | | ps/°C | $V_{S_DRV} = 3.3 \text{ V} \text{ and } 2.5 \text{ V}$ |
| OUTPUT SKEW, CMOS OUTPUTS ¹ | | | | | |
| CMOS Outputs Sharing the Same Divider | | 7 | 85 | ps | $V_{S_DRV} = 3.3 \text{ V}$ |
| | | 10 | 105 | ps | $V_{S_DRV} = 2.5 \text{ V}$ |
| All CMOS Outputs on Different Dividers | | 10 | 240 | ps | $V_{S_DRV} = 3.3 \text{ V}$ |
| | | 10 | 285 | ps | $V_{S_DRV} = 2.5 \text{ V}$ |
| All CMOS Outputs Across Multiple Parts | | | 600 | ps | $V_{S_DRV} = 3.3 \text{ V}$ |
| | | | 620 | ps | $V_{S_DRV} = 2.5 \text{ V}$ |
| OUTPUT SKEW, LVPECL-TO-CMOS OUTPUTS ¹ | | | | | All settings identical; different logic type |
| Outputs Sharing the Same Divider | 1.18 | 1.76 | 2.48 | ns | LVPECL to CMOS on same part |
| Outputs on Different Dividers | 1.20 | 1.78 | 2.50 | ns | LVPECL to CMOS on same part |

 $^{^{1}}$ The output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.

Timing Diagrams




Figure 2. LVPECL Timing, Differential




Figure 3. CLK/\overline{CLK} to Clock Output Timing, DIV = 1




Figure 4. CMOS Timing, Single-Ended, 10 pF Load

CLOCK OUTPUT ADDITIVE PHASE NOISE (DISTRIBUTION ONLY; VCO DIVIDER NOT USED)

Table 6.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|------------------------------------|-----|------|-----|--------|---|
| CLK-TO-LVPECL ADDITIVE PHASE NOISE | | | | | Distribution section only; does not include the PLL |
| CLK = 1 GHz, Output = 1 GHz | | | | | Input slew rate > 1 V/ns |
| Divider = 1 | | | | | |
| 10 Hz Offset | | -107 | | dBc/Hz | |
| 100 Hz Offset | | -117 | | dBc/Hz | |
| 1 kHz Offset | | -127 | | dBc/Hz | |
| 10 kHz Offset | | -135 | | dBc/Hz | |
| 100 kHz Offset | | -142 | | dBc/Hz | |
| 1 MHz Offset | | -145 | | dBc/Hz | |
| 10 MHz Offset | | -147 | | dBc/Hz | |
| 100 MHz Offset | | -150 | | dBc/Hz | |
| CLK = 1 GHz, Output = 200 MHz | | | | | Input slew rate > 1 V/ns |
| Divider = 5 | | | | | |
| 10 Hz Offset | | -122 | | dBc/Hz | |
| 100 Hz Offset | | -132 | | dBc/Hz | |
| 1 kHz Offset | | -143 | | dBc/Hz | |
| 10 kHz Offset | | -150 | | dBc/Hz | |
| 100 kHz Offset | | -156 | | dBc/Hz | |
| 1 MHz Offset | | -157 | | dBc/Hz | |
| >10 MHz Offset | | -157 | | dBc/Hz | |
| CLK-TO-CMOS ADDITIVE PHASE NOISE | | | | | Distribution section only; does not include the PLL |
| CLK = 1 GHz, Output = 250 MHz | | | | | Input slew rate > 1 V/ns |
| Divider = 4 | | | | | |
| 10 Hz Offset | | -107 | | dBc/Hz | |
| 100 Hz Offset | | -119 | | dBc/Hz | |
| 1 kHz Offset | | -125 | | dBc/Hz | |
| 10 kHz Offset | | -134 | | dBc/Hz | |
| 100 kHz Offset | | -144 | | dBc/Hz | |
| 1 MHz Offset | | -148 | | dBc/Hz | |
| >10 MHz Offset | | -154 | | dBc/Hz | |
| CLK = 1 GHz, Output = 50 MHz | | | | | Input slew rate > 1 V/ns |
| Divider = 20 | | | | | |
| 10 Hz Offset | | -126 | | dBc/Hz | |
| 100 Hz Offset | | -133 | | dBc/Hz | |
| 1 kHz Offset | | -140 | | dBc/Hz | |
| 10 kHz Offset | | -148 | | dBc/Hz | |
| 100 kHz Offset | | -157 | | dBc/Hz | |
| 1 MHz Offset | | -160 | | dBc/Hz | |
| >10 MHz Offset | | -163 | | dBc/Hz | |

CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING EXTERNAL VCXO)

Table 7.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---------------------------------------|-----|-----|-----|--------|---|
| LVPECL OUTPUT ABSOLUTE TIME JITTER | | | | | Application example based on a typical setup using an external 245.76 MHz VCXO (Toyocom TCO-2112); reference = 15.36 MHz; R DIV = 1 |
| LVPECL = 245.76 MHz; PLL LBW = 125 Hz | | 54 | | fs rms | Integration BW = 200 kHz to 5 MHz |
| | | 77 | | fs rms | Integration BW = 200 kHz to 10 MHz |
| | | 109 | | fs rms | Integration BW = 12 kHz to 20 MHz |
| LVPECL = 122.88 MHz; PLL LBW = 125 Hz | | 79 | | fs rms | Integration BW = 200 kHz to 5 MHz |
| | | 114 | | fs rms | Integration BW = 200 kHz to 10 MHz |
| | | 163 | | fs rms | Integration BW = 12 kHz to 20 MHz |
| LVPECL = 61.44 MHz; PLL LBW = 125 Hz | | 124 | | fs rms | Integration BW = 200 kHz to 5 MHz |
| | | 176 | | fs rms | Integration BW = 200 kHz to 10 MHz |
| | | 259 | | fs rms | Integration BW = 12 kHz to 20 MHz |

CLOCK OUTPUT ADDITIVE TIME JITTER (VCO DIVIDER NOT USED)

Table 8.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|------------------------------------|-----|-----|-----|--------|--|
| LVPECL OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include the PLL; measured at rising edge of the clock signal |
| CLK = 622.08 MHz | | 46 | | fs rms | Integration bandwidth = 12 kHz to 20 MHz |
| Any LVPECL Output = 622.08 MHz | | | | | |
| Divide Ratio = 1 | | | | | |
| CLK = 622.08 MHz | | 64 | | fs rms | Integration bandwidth = 12 kHz to 20 MHz |
| Any LVPECL Output = 155.52 MHz | | | | | |
| Divide Ratio = 4 | | | | | |
| CLK = 1000 MHz | | 223 | | fs rms | Calculated from SNR of ADC method |
| Any LVPECL Output = 100 MHz | | | | | Broadband jitter |
| Divide Ratio = 10 | | | | | |
| CLK = 500 MHz | | 209 | | fs rms | Calculated from SNR of ADC method |
| Any LVPECL Output = 100 MHz | | | | | Broadband jitter |
| Divide Ratio = 5 | | | | | |
| CMOS OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include the PLL |
| CLK = 200 MHz | | 325 | | fs rms | Calculated from SNR of ADC method |
| Any CMOS Output Pair = 100 MHz | | | | | Broadband jitter |
| Divide Ratio = 2 | | | | | |

CLOCK OUTPUT ADDITIVE TIME JITTER (VCO DIVIDER USED)

Table 9.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|-----|-----|--------|---|
| LVPECL OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include PLL; uses rising edge of clock signal |
| CLK = 1.0 GHz; VCO DIV = 5; LVPECL = 100 MHz; Channel Divider = 2; Duty-Cycle Correction = Off | | 230 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |
| CLK = 500 MHz; VCO DIV = 5; LVPECL = 100 MHz; Bypass Channel Divider; Duty-Cycle Correction = On | | 215 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |
| CMOS OUTPUT ADDITIVE TIME JITTER | | | | | Distribution section only; does not include PLL; uses rising edge of clock signal |
| CLK = 200 MHz; VCO DIV = 2; CMOS = 100 MHz; Bypass Channel Divider; Duty-Cycle Correction = Off | | 326 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |
| CLK = 1600 MHz; VCO DIV = 2; CMOS = 100 MHz; Channel Divider = 8; Duty-Cycle Correction = Off | | 362 | | fs rms | Calculated from SNR of ADC method (broadband jitter) |

SERIAL CONTROL PORT—SPI MODE

Table 10.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|------|-----|------|---|
| CS (INPUT) | | • | | | CS has an internal 30 kΩ pull-up resistor |
| Input Logic 1 Voltage | 2.0 | | | V | |
| Input Logic 0 Voltage | | | 0.8 | V | |
| Input Logic 1 Current | | | 3 | μΑ | |
| Input Logic 0 Current | | -110 | | μΑ | The minus sign indicates that current is flowing out of the AD9520-5, which is due to the internal pull-up resistor |
| Input Capacitance | | 2 | | pF | |
| SCLK (INPUT) IN SPI MODE | | | | | SCLK has an internal 30 k Ω pull-down resistor in SPI mode, but not in I ² C mode |
| Input Logic 1 Voltage | 2.0 | | | V | |
| Input Logic 0 Voltage | | | 8.0 | V | |
| Input Logic 1 Current | | 110 | | μΑ | |
| Input Logic 0 Current | | | 1 | μΑ | |
| Input Capacitance | | 2 | | рF | |
| SDIO (INPUT IN BIDIRECTIONAL MODE) | | | | | |
| Input Logic 1 Voltage | 2.0 | | | V | |
| Input Logic 0 Voltage | | | 0.8 | V | |
| Input Logic 1 Current | | 1 | | μΑ | |
| Input Logic 0 Current | | 1 | | μΑ | |
| Input Capacitance | | 2 | | рF | |
| SDIO, SDO (OUTPUTS) | | | | | |
| Output Logic 1 Voltage | 2.7 | | | V | |
| Output Logic 0 Voltage | | | 0.4 | V | |
| TIMING | | | | | |
| Clock Rate (SCLK, 1/t _{SCLK}) | | | 25 | MHz | |
| Pulse Width High, t _{HIGH} | 16 | | | ns | |
| Pulse Width Low, t _{LOW} | 16 | | | ns | |
| SDIO to SCLK Setup, t _{DS} | 4 | | | ns | |
| SCLK to SDIO Hold, t _{DH} | 0 | | | ns | |
| SCLK to Valid SDIO and SDO, t _{DV} | | | 11 | ns | |
| \overline{CS} to SCLK Setup and Hold, t_S , t_C | 2 | | | ns | |
| CS Minimum Pulse Width High, t _{PWH} | 3 | | | ns | |

SERIAL CONTROL PORT—I²C MODE

Table 11.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-------------------------|-----|------------------|------|---|
| SDA, SCL (WHEN INPUTTING DATA) | | | | | |
| Input Logic 1 Voltage | $0.7 \times V_S$ | | | V | |
| Input Logic 0 Voltage | | | $0.3 \times V_S$ | V | |
| Input Current with an Input Voltage Between $0.1 \times V_s$ and $0.9 \times V_s$ | -10 | | +10 | μΑ | |
| Hysteresis of Schmitt Trigger Inputs | $0.015 \times V_S$ | | | V | |
| Pulse Width of Spikes That Must Be Suppressed by the Input Filter, tspike | | | 50 | ns | |
| SDA (WHEN OUTPUTTING DATA) | | | | | |
| Output Logic 0 Voltage at 3 mA Sink Current | | | 0.4 | V | |
| Output Fall Time from VIH _{MIN} to VIL _{MAX} with a Bus Capacitance from 10 pF to 400 pF | 20 + 0.1 C _b | | 250 | ns | C _b = capacitance of one bus line in pF |
| TIMING | | | | | Note that all I ² C timing values are referred to VIH _{MIN} $(0.3 \times V_s)$ and VIL _{MAX} levels $(0.7 \times V_s)$ |
| Clock Rate (SCL, f _{12C}) | | | 400 | kHz | |
| Bus Free Time Between a Stop and Start Condition, $t_{\text{\tiny IDLE}}$ | 1.3 | | | μs | |
| Setup Time for a Repeated Start Condition, t _{SET; STR} | 0.6 | | | μs | |
| Hold Time (Repeated) Start Condition, t _{HLD; STR} | 0.6 | | | μs | After this period, the first clock pulse is generated |
| Setup Time for Stop Condition, t _{SET; STP} | 0.6 | | | μs | |
| Low Period of the SCL Clock, t _{LOW} | 1.3 | | | μs | |
| High Period of the SCL Clock, t _{HIGH} | 0.6 | | | μs | |
| SCL, SDA Rise Time, t _{RISE} | 20 + 0.1 C _b | | 300 | ns | |
| SCL, SDA Fall Time, t _{FALL} | 20 + 0.1 C _b | | 300 | ns | |
| Data Setup Time, t _{SET; DAT} | 120 | | | ns | This is a minor deviation from the original I ² C specification of 100 ns minimum |
| Data Hold Time, t _{HLD; DAT} | 140 | | 880 | ns | This is a minor deviation from the original I ² C specification of 0 ns minimum ¹ |
| Capacitive Load for Each Bus Line, C _b | | | 400 | рF | |

¹ According to the original I²C specification, an I²C master must also provide a minimum hold time of 300 ns for the SDA signal to bridge the undefined region of the SCL falling edge.

\overline{PD} , \overline{SYNC} , EEPROM, AND \overline{RESET} PINS

Table 12.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|-------------------------------------|-----|------|-----|------|---|
| INPUT CHARACTERISTICS | | | | | Each pin has a 30 kΩ internal pull-up resistor |
| Logic 1 Voltage | 2.0 | | | V | |
| Logic 0 Voltage | | | 0.8 | V | |
| Logic 1 Current | | | 1 | μΑ | |
| Logic 0 Current | | -110 | | μΑ | The minus sign indicates that current is flowing out of the AD9520-5, which is due to the internal pull-up resistor |
| Capacitance | | 2 | | pF | |
| RESET TIMING | | | | | |
| Pulse Width Low | 500 | | | ns | |
| RESET Inactive to Start of Register | 100 | | | ns | |
| Programming | | | | | |
| SYNC TIMING | | | • | | |
| Pulse Width Low | 1.3 | | | ns | High speed clock is CLK input signal |

SERIAL PORT SETUP PINS—SP1, SP0

Table 13.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---------------|------------------|-----|-------------------|------|---|
| SP1, SP0 | | | | | These pins do not have internal pull-up/pull-down resistors |
| Logic Level 0 | | | $0.25 \times V_S$ | V | V _s is the voltage on the VS pin |
| Logic Level ½ | $0.4 \times V_S$ | | $0.65 \times V_S$ | V | These pins can be floated to obtain Logic Level ½; if floating the pin, connect a capacitor to ground |
| Logic Level 1 | $0.8 \times V_S$ | | | V | |

LD, STATUS, AND REFMON PINS

Table 14.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|------|-----|-----|------|--|
| OUTPUT CHARACTERISTICS | | | | | When selected as a digital output (CMOS); there are other modes in which these pins are not CMOS digital outputs; see Table 48, Register 0x017, Register 0x01A, and Register 0x01B |
| Output Voltage High, V _{OH} | 2.7 | | | V | |
| Output Voltage Low, Vol | | | 0.4 | V | |
| MAXIMUM TOGGLE RATE | | 100 | | MHz | Applies when mux is set to any divider or counter output or PFD up/down pulse; also applies in analog lock detect mode; usually debug mode only; beware that spurs can couple to output when any pin is toggling |
| ANALOG LOCK DETECT | | | | | |
| Capacitance | | 3 | | pF | On-chip capacitance; used to calculate RC time constant for analog lock detect readback; use a pull-up resistor |
| REF1, REF2, AND CLK FREQUENCY STATUS MONITOR | | | | | |
| Normal Range | 1.02 | | | MHz | Frequency above which the monitor indicates the presence of the reference |
| Extended Range | 8 | | | kHz | Frequency above which the monitor indicates the presence of the reference |
| LD PIN COMPARATOR | | | | | |
| Trip Point | | 1.6 | | V | |
| Hysteresis | | 260 | | mV | |

POWER DISSIPATION

Table 15.

| Parameter | Min | Тур | Max | Unit | Test Conditions/Comments |
|---|-----|------|------|------|---|
| POWER DISSIPATION, CHIP | | • | | | Does not include power dissipated in external resistors; all LVPECL outputs terminated with 50 Ω to $V_{CC}-2$ V; all CMOS outputs have 10 pF capacitive loading; $V_{S_DRV}=3.3$ V |
| Power-On Default | | 1.32 | 1.5 | W | No clock; no programming; default register values |
| Distribution Only Mode; VCO Divider On; One LVPECL Output Enabled | | 0.39 | 0.46 | W | $f_{CLK} = 2.4 \text{ GHz}$; $f_{OUT} = 200 \text{ MHz}$; VCO divider = 2; one LVPECL output and output divider enabled; zero delay off |
| Distribution Only Mode; VCO Divider Off; One LVPECL Output Enabled | | 0.36 | 0.42 | W | f_{CLK} = 2.4 GHz; f_{OUT} = 200 MHz; VCO divider bypassed; one LVPECL output and output divider enabled; zero delay off |
| Maximum Power, Full Operation | | 1.4 | 1.7 | W | PLL on; VCO divider = 2; all channel dividers on; 12 LVPECL outputs at 125 MHz; zero delay on |
| PD Power-Down | | 60 | 80 | mW | PD pin pulled low; does not include power dissipated in termination resistors |
| PD Power-Down, Maximum Sleep | | 24 | 43 | mW | PD pin pulled low; PLL power-down, Register 0x010[1:0] = 01b; power-down SYNC, Register 0x230[2] = 1b; power-down distribution reference, Register 0x230[1] = 1b |
| VCP Supply | | 4 | 4.8 | mW | PLL operating; typical closed-loop configuration |
| POWER DELTAS, INDIVIDUAL FUNCTIONS | | | | | Power delta when a function is enabled/disabled |
| VCO Divider On/Off | | 32 | 40 | mW | VCO divider not used |
| REFIN (Differential) Off | | 25 | 30 | mW | Delta between reference input off and differential reference input mode |
| REF1, REF2 (Single-Ended) On/Off | | 15 | 20 | mW | Delta between reference inputs off and one singled-ended reference enabled; double this number if both REF1 and REF2 are powered up |
| PLL Dividers and Phase Detector On/Off | | 51 | 63 | mW | PLL off to PLL on, normal operation; no reference enabled |
| LVPECL Channel | | 121 | 144 | mW | No LVPECL output on to one LVPECL output on; channel divide is set to 1 |
| LVPECL Driver | | 51 | 73 | mW | Second LVPECL output turned on, same channel |
| CMOS Channel | | 145 | 180 | mW | No CMOS output on to one CMOS output on; channel divider is set to 1; $f_{OUT} = 62.5$ MHz and 10 pF of capacitive loading |
| CMOS Driver On/Off | | 11 | 24 | mW | Additional CMOS outputs within the same channel turned on |
| Channel Divider Enabled | | 40 | 57 | mW | Delta between divider bypassed (divide-by-1) and divide-by-2 to divide-by-32 |
| Zero Delay Block On/Off | | 30 | 34 | mW | |

ABSOLUTE MAXIMUM RATINGS

Table 16.

| Table 16. | |
|--|---|
| Parameter | Rating |
| VS to GND | -0.3 V to +3.6 V |
| VCP, CP to GND | -0.3 V to +5.8 V |
| VS_DRV to GND | -0.3 V to +3.6 V |
| REFIN, REFIN to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| RSET to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| CPRSET to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| CLK, CLK to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| CLK to CLK | -1.2 V to +1.2 V |
| SCLK/SCL, SDIO/SDA, SDO, \overline{CS} to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| OUT0, $\overline{\text{OUT0}}$, OUT1, $\overline{\text{OUT1}}$, OUT2, $\overline{\text{OUT2}}$, | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| OUT3, $\overline{\text{OUT3}}$, OUT4, $\overline{\text{OUT4}}$, OUT5, $\overline{\text{OUT5}}$, | |
| $OUT6$, $\overline{OUT6}$, $OUT7$, $\overline{OUT7}$, $OUT8$, $\overline{OUT8}$, | |
| OUT9, OUT9, OUT10, OUT10, OUT11, OUT11 | |
| to GND | |
| SYNC, RESET, PD to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| REFMON, STATUS, LD to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| SP0, SP1, EEPROM to GND | $-0.3 \mathrm{V}$ to $\mathrm{V}_{\mathrm{S}} + 0.3 \mathrm{V}$ |
| Junction Temperature ¹ | 125°C |
| Storage Temperature Range | −65°C to +150°C |
| Lead Temperature (10 sec) | 300°C |

¹ See Table 17 for θ_{JA} .

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal impedance measurements were taken on a JEDEC JESD51-5 2S2P test board in still air in accordance with JEDEC JESD51-2. See the Thermal Performance section for more details.

Table 17.

| Package Type | θ _{JA} | Unit |
|-------------------------|-----------------|------|
| 64-Lead LFCSP (CP-64-4) | 22 | °C/W |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 18. Pin Function Descriptions

| Pin No. | Input/ Output | Pin Type | Mnemonic | Description |
|---|------------------|--------------------------|----------|---|
| 1, 11, 12, 32, 40, 41, 49, 57, 60, 61 | 1 | Power | VS | 3.3 V Power Pins. |
| 2 | 0 | 3.3 V CMOS | REFMON | Reference Monitor (Output). This pin has multiple selectable outputs. |
| 3 | 0 | 3.3 V CMOS | LD | Lock Detect (Output). This pin has multiple selectable outputs. |
| 4 | I | Power | VCP | Power Supply for Charge Pump (CP); $V_S \le V_{CP} \le 5.25$ V. VCP must still be connected to 3.3 V if the PLL is not used. |
| 5 | 0 | Loop filter | СР | Charge Pump (Output). This pin connects to an external loop filter; it can be left unconnected if the PLL is not used. |
| 6 | 0 | 3.3 V CMOS | STATUS | Programmable Status Output. |
| 7 | 1 | 3.3 V CMOS | REF_SEL | Reference Select. This pin selects REF1 (low) or REF2 (high) and has an internal 30 k Ω pull-down resistor. |
| 8 | I | 3.3 V CMOS | SYNC | Manual Synchronization and Manual Holdover. This pin initiates a manual synchronization and is used for manual holdover. Active low. This pin has an internal 30 k Ω pull-up resistor. |
| 9, 10 | | | NC | No Connect. Do not connect to these pins. These pins can be left floating. |
| 13 | 1 | Differential clock input | CLK | Along with CLK, this pin is the differential input for the clock distribution section. |
| 14 | I | Differential clock input | CLK | Along with CLK, this pin is the differential input for the clock distribution section. If a single-ended input is connected to the CLK pin, connect a 0.1 μ F bypass capacitor from this pin to ground. |

| Pin No. | Input/ Output | Pin Type | Mnemonic | Description |
|-------------------|------------------|----------------------|----------------|---|
| 15 | I | 3.3 V CMOS | CS | Serial Control Port Chip Select; Active Low. This pin has an internal 30 k Ω pull-up resistor. |
| 16 | I | 3.3 V CMOS | SCLK/SCL | Serial Control Port Clock Signal. This pin has an internal 30 k Ω pull-down resistor in SPI mode but is high impedance in I ² C mode. |
| 17 | I/O | 3.3 V CMOS | SDIO/SDA | Serial Control Port Bidirectional Serial Data In/Out. |
| 18 | 0 | 3.3 V CMOS | SDO | Serial Control Port Unidirectional Serial Data Out. |
| 19, 59 | 1 | GND | GND | Ground Pins. |
| 20 | I | Three-level logic | SP1 | Select SPI or I ² C as the serial interface port and select the I ² C slave address in I ² C mode. Three-level logic. This pin is internally biased for the open logic level. |
| 21 | I | Three-level logic | SP0 | Select SPI or I ² C as the serial interface port and select the I ² C slave address in I ² C mode. Three-level logic. This pin is internally biased for the open logic level. |
| 22 | I | 3.3 V CMOS | EEPROM | Setting this pin high selects the register values stored in the internal EEPROM to be loaded at reset and/or power-up. Setting this pin low causes the AD9520-5 to load the hard-coded default register values at power-up/reset (unless Register 0xB02[1] is used. See the Soft Reset via the Serial Port section). This pin has an internal 30 k Ω pull-down resistor. Note that, to guarantee proper loading of the EEPROM during startup, a high-low-high pulse on the RESET pin should occur after the power supply has stabilized. |
| 23 | 1 | 3.3 V CMOS | RESET | Chip Reset, Active Low. This pin has an internal 30 $k\Omega$ pull-up resistor. |
| 24 | 1 | 3.3 V CMOS | PD | Chip Power-Down, Active Low. This pin has an internal 30 kΩ pull-up resistor. |
| 25 | 0 | LVPECL or CMOS | OUT9 (OUT9A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 26 | 0 | LVPECL or CMOS | OUT9 (OUT9B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 27, 35, 46, 54 | I | Power | VS_DRV | Output Driver Power Supply Pins. As a group, these pins can be set to either 2.5 V or 3.3 V. All four pins must be set to the same voltage. |
| 28 | 0 | LVPECL or CMOS | OUT10 (OUT10A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 29 | 0 | LVPECL or CMOS | OUT10 (OUT10B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 30 | 0 | LVPECL or CMOS | OUT11 (OUT11A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 31 | 0 | LVPECL or CMOS | OUT11 (OUT11B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 33 | 0 | LVPECL or CMOS | OUT6 (OUT6A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 34 | 0 | LVPECL or CMOS | OUT6 (OUT6B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 36 | 0 | LVPECL or CMOS | OUT7 (OUT7A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 37 | 0 | LVPECL or CMOS | OUT7 (OUT7B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 38 | 0 | LVPECL or CMOS | OUT8 (OUT8A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 39 | 0 | LVPECL or CMOS | OUT8 (OUT8B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 42 | 0 | LVPECL or CMOS | OUT5 (OUT5B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 43 | 0 | LVPECL or CMOS | OUT5 (OUT5A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 44 | 0 | LVPECL or CMOS | OUT4 (OUT4B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 45 | 0 | LVPECL or CMOS | OUT4 (OUT4A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |

| Pin No. | Input/ Output | Pin Type | Mnemonic | Description |
|---------|------------------|----------------------|--------------|--|
| 47 | 0 | LVPECL or CMOS | OUT3 (OUT3B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 48 | 0 | LVPECL or CMOS | OUT3 (OUT3A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 50 | 0 | LVPECL or CMOS | OUT2 (OUT2B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 51 | 0 | LVPECL or CMOS | OUT2 (OUT2A) | Clock Output. This pin can be configured as one side of a differential LVPECL output o r as a single-ended CMOS output. |
| 52 | 0 | LVPECL or CMOS | OUT1 (OUT1B) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 53 | 0 | LVPECL or CMOS | OUT1 (OUT1A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 55 | 0 | LVPECL or CMOS | OUTO (OUTOB) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 56 | 0 | LVPECL or CMOS | OUT0 (OUT0A) | Clock Output. This pin can be configured as one side of a differential LVPECL output or as a single-ended CMOS output. |
| 58 | 0 | Current set resistor | RSET | Clock Distribution Current Set Resistor. Connect a 4.12 k Ω resistor from this pin to GND. |
| 62 | 0 | Current set resistor | CPRSET | Charge Pump Current Set Resistor. Connect a 5.1 k Ω resistor from this pin to GND. This resistor can be omitted if the PLL is not used. |
| 63 | I | Reference input | REFIN (REF2) | Along with REFIN, this is the differential input for the PLL reference. Alternatively, this pin is a single-ended input for REF2. This pin can be left unconnected when the PLL is not used. |
| 64 | I | Reference input | REFIN (REF1) | Along with REFIN, this is the differential input for the PLL reference. Alternatively, this pin is a single-ended input for REF1. This pin can be left unconnected when the PLL is not used. |
| EPAD | | GND | GND | The exposed die pad must be connected to GND. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Total Current vs. Frequency, CLK-to-Output (PLL Off), LVPECL Outputs Terminated 50 Ω to V_{S_DRV} – 2 V




Figure 7. Total Current vs. Frequency, CLK-to-Output (PLL Off), CMOS Outputs with 10 pF Load




Figure 8. Charge Pump Characteristics at $CP_V = 3.3 \text{ V}$




Figure 9. Charge Pump Characteristics at $CP_V = 5.0 \text{ V}$




Figure 10. PFD Phase Noise Referred to PFD Input vs. PFD Frequency




Figure 11. PLL Figure of Merit (FOM) vs. Slew Rate at REFIN/REFIN




Figure 12. CMOS Output V_{OH} (Static) vs. R_{LOAD} (to Ground)




Figure 13. LVPECL Output (Differential) at 100 MHz




Figure 14. LVPECL Differential Voltage Swing at 1600 MHz




Figure 15. CMOS Output with 10 pF Load at 25 MHz




Figure 16. CMOS Output with 2 pF and 10 pF Load at 250 MHz




Figure 17. LVPECL Differential Voltage Swing vs. Frequency




Figure 18. CMOS Output Swing vs. Frequency and Capacitive Load




Figure 19. Additive (Residual) Phase Noise, CLK-to-LVPECL at 245.76 MHz, Divide-by-1




Figure 20. Additive (Residual) Phase Noise, CLK-to-LVPECL at 1600 MHz, Divide-by-1




Figure 21. Additive (Residual) Phase Noise, CLK-to-LVPECL at 200 MHz, Divide-by-5




Figure 22. Additive (Residual) Phase Noise, CLK-to-CMOS at 50 MHz, Divide-by-20




Figure 23. Additive (Residual) Phase Noise, CLK-to-CMOS at 250 MHz, Divide-by-4




Figure 24. Phase Noise (Absolute), External VCXO (Toyocom TCO-2112) at 245.76 MHz; PFD = 15.36 MHz; LBW = 250 Hz; LVPECL Output = 245.76 MHz




Figure 25. Telcordia GR-253 Jitter Tolerance Plot

TERMINOLOGY

Phase Jitter and Phase Noise

An ideal sine wave can be thought of as having a continuous and even progression of phase with time from 0° to 360° for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time. This phenomenon is called phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, which is characterized statistically as being Gaussian (normal) in distribution.

This phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are dBc/Hz at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in decibels) of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.

It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 10 kHz to 10 MHz). This is called the integrated phase noise over that frequency offset interval and can be readily related to the time jitter due to the phase noise within that offset frequency interval.

Phase noise has a detrimental effect on the performance of ADCs, DACs, and RF mixers. It lowers the achievable dynamic range of the converters and mixers, although they are affected in somewhat different ways.

Time Jitter

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as time jitter. When observing a sine wave, the time of successive zero crossings varies. In a square wave, the time jitter is a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in seconds root mean square (rms) or 1 sigma of the Gaussian distribution.

Time jitter that occurs on a sampling clock for a DAC or an ADC decreases the signal-to-noise ratio (SNR) and dynamic range of the converter. A sampling clock with the lowest possible jitter provides the highest performance from a given converter.

Additive Phase Noise

Additive phase noise is the amount of phase noise that can be attributed to the device or subsystem being measured. The phase noise of any external oscillators or clock sources is subtracted. This makes it possible to predict the degree to which the device impacts the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contributes its own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise. When there are multiple contributors to phase noise, the total is the square root of the sum of squares of the individual contributors.

Additive Time Jitter

Additive time jitter is the amount of time jitter that can be attributed to the device or subsystem being measured. The time jitter of any external oscillators or clock sources is subtracted. This makes it possible to predict the degree to which the device impacts the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contributes its own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.