



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## FEATURES

- Supports Stratum 2 stability in holdover mode
- Supports reference switchover with phase build-out
- Supports hitless reference switchover
- Auto/manual holdover and reference switchover
- 4 pairs of reference input pins with each pair configurable as a single differential input or as 2 independent single-ended inputs
- Input reference frequencies from 1 Hz to 750 MHz
- Reference validation and frequency monitoring (1 ppm)
- Programmable input reference switchover priority
- 30-bit programmable input reference divider
- 4 pairs of clock output pins with each pair configurable as a single differential LVDS/LVPECL output or as 2 single-ended CMOS outputs
- Output frequencies up to 450 MHz
- 30-bit integer and 10-bit fractional programmable feedback divider
- Programmable digital loop filter covering loop bandwidths from 0.001 Hz to 100 kHz
- Optional low noise LC-VCO system clock multiplier
- Optional crystal resonator for system clock input
- On-chip EEPROM to store multiple power-up profiles
- Software controlled power-down
- 88-lead LFCSP package

## APPLICATIONS

- Network synchronization
- Cleanup of reference clock jitter
- GPS 1 pulse per second synchronization
- SONET/SDH clocks up to OC-192, including FEC
- Stratum 2 holdover, jitter cleanup, and phase transient control
- Stratum 3E and Stratum 3 reference clocks
- Wireless base station controllers
- Cable infrastructure
- Data communications

## GENERAL DESCRIPTION

The AD9548 provides synchronization for many systems, including synchronous optical networks (SONET/SDH). The AD9548 generates an output clock synchronized to one of up to four differential or eight single-ended external input references. The digital PLL allows for reduction of input time jitter or phase noise associated with the external references. The AD9548 continuously generates a clean (low jitter), valid output clock even when all references have failed by means of a digitally controlled loop and holdover circuitry.

The AD9548 operates over an industrial temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. G

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
 Tel: 781.329.4700 ©2009–2014 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

# AD9548\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

---

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- AD9548 Evaluation Board
- FPGA Mezzanine Card for Wireless Communications

## DOCUMENTATION

### Application Notes

- AN-1002: The AD9548 as a GPS Disciplined Stratum 2 Clock
- AN-1061: Behavior of the AD9548 Phase and Frequency Lock Detectors in the Presence of Random Jitter
- AN-1064: Understanding the Input Reference Monitors of the AD9548
- AN-1079: Determining the Maximum Tolerable Frequency Drift Rate of the AD9548 System Clock in Low Loop Bandwidth Applications

### Data Sheet

- AD9548: Quad/Octal Input Network Clock Generator/Synchronizer Data Sheet

### User Guides

- UG-639: Evaluating the AD9547 and AD9548 Digital PLL Clock Synthesizers

## TOOLS AND SIMULATIONS

- AD9548 IBIS Models

## REFERENCE MATERIALS

### Product Selection Guide

- RF Source Booklet

### Technical Articles

- Synchronizing NxN MIMO Basestations to an External Timing Reference

## DESIGN RESOURCES

- AD9548 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## DISCUSSIONS

View all AD9548 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.



## TABLE OF CONTENTS

Features .....	1	Digital PLL (DPLL) Core .....	32
Applications .....	1	Direct Digital Synthesizer .....	34
General Description .....	1	Tuning Word Processing .....	35
Functional Block Diagram .....	1	Loop Control State Machine .....	36
Revision History .....	3	System Clock Inputs .....	37
Specifications .....	4	SYSCLK PLL Multiplier .....	38
Supply Voltage .....	4	Clock Distribution .....	40
Supply Current .....	4	Status and Control .....	44
Power Dissipation .....	4	Multifunction Pins (M0 to M7) .....	44
Logic Inputs (M7 to M0, RESET, TDI, TCLK, TMS) .....	5	IRQ Pin .....	45
Logic Outputs (M7 to M0, IRQ, TDO) .....	5	Watchdog Timer .....	46
System Clock Inputs (SYSCLKP/SYSCLKN) .....	5	EEPROM .....	46
Distribution Clock Inputs (CLKINP/CLKINN) .....	6	Serial Control Port .....	51
Reference Inputs (REFA/REFAA to REFD/REFDD) .....	7	SPI/I <sup>2</sup> C Port Selection .....	51
Reference Monitors .....	7	SPI Serial Port Operation .....	51
Reference Switchover Specifications .....	8	I <sup>2</sup> C Serial Port Operation .....	56
Distribution Clock Outputs (OUT0 to OUT3) .....	8	Input/Output Programming Registers .....	59
DAC Output Characteristics (DACOUTP/DACOUTN) .....	9	Buffered/Active Registers .....	59
Time Duration of Digital Functions .....	10	Autoclear Registers .....	59
Digital PLL .....	10	Register Access Restrictions .....	59
Digital PLL Lock Detection .....	10	Register Map .....	60
Holdover Specifications .....	10	Register Map Bit Descriptions .....	70
Serial Port Specifications—SPI Mode .....	11	Serial Port Configuration (Register 0x0000 to Register 0x0005) .....	70
Serial Port Specifications—I <sup>2</sup> C Mode .....	11	System Clock (Register 0x0100 to Register 0x0108) .....	71
Jitter Generation .....	12	General Configuration (Register 0x0200 to Register 0x0214) ..	72
Absolute Maximum Ratings .....	14	DPLL Configuration (Register 0x0300 to Register 0x031B) 75	
ESD Caution .....	14	Clock Distribution Output Configuration (Register 0x0400 to Register 0x0419) .....	77
Pin Configuration and Function Descriptions .....	15	Reference Input Configuration (Register 0x0500 to Register 0x0507) .....	81
Typical Performance Characteristics .....	18	Profile Registers (Register 0x0600 to Register 0x07FF) .....	83
Input/Output Termination Recommendations .....	23	Operational Controls (Register 0x0A00 to Register 0x0A10) ...	92
Getting Started .....	24	Clock Part Serial ID (Register 0x0C00 to Register 0x0C07) 97	
Power-On Reset .....	24	Status Readback (Register 0x0D00 to Register 0x0D19) .....	97
Initial M0 to M7 Pin Programming .....	24	Nonvolatile Memory (EEPROM) Control (Register 0x0E00 to Register 0x0E03) .....	101
Device Register Programming .....	24	EEPROM Storage Sequence (Register 0x0E10 to Register 0x0E3F) .....	101
Theory of Operation .....	26	Power Supply Partitions .....	106
Overview .....	26	3.3 V Supplies .....	106
Reference Clock Inputs .....	27		
Reference Monitors .....	27		
Reference Profiles .....	28		
Reference Switchover .....	30		

1.8 V Supplies .....	106
Thermal Performance.....	107
Calculating Digital Filter Coefficients.....	108
Calculation of the $\alpha$ Register Values .....	109
Calculation of the $\beta$ Register Values .....	109

## REVISION HISTORY

### 12/14—Rev. F to Rev. G

Changes to Figure 7 Caption to Figure 12 Caption .....	19
Changes to System Clock Period Section .....	39
Changes to Table 36 .....	62

### 6/14—Rev. E to Rev. F

Changes to Table 21 .....	15
Added Figure 34; Renumbered Sequentially.....	23
Changed Initial Pin Programming Section to Initial M0 to M7 Pin Programming Section.....	24
Changes to Frequency Tuning Word History Section .....	36
Added Disabling Accidental Automatic EEPROM Download Section .....	48
Changes to Buffered/Active Registers Section .....	59
Changes to Register Map Section, Opt Column, Table 36 .....	60
Changes to Table 65 .....	76

### 12/13—Rev. D to Rev. E

Changes to Calculating Digital Filter Coefficients Section .....	109
Changes to Calculation of the $\alpha$ Register Values Section .....	110

### 6/13—Rev. C to Rev. D

Change to Table 16 .....	10
Changes to IRQ Pin Section .....	46
Changes to Programming the EEPROM to Include a Clock Part ID Section .....	50
Changes to Bit 0, Table 121 .....	94
Changes to Status Readback (Register 0x0D00 to Register 0x0D19) Section .....	98

### 2/13—Rev. B to Rev. C

Change to Pin 53, Description Column, Table 21 .....	17
Added Figure 33, Renumbered Sequentially.....	23
Changes to Automatic Priority-Based Reference Switchover Section; Added Table 23, Renumbered Sequentially .....	30
Changes to Low Loop Bandwidth Applications Using a TCXO/OCXO Section .....	37
Changes to EEPROM Upload Section and EEPROM Download Section.....	48
Added Programming the EEPROM to Include a Clock Part ID Section .....	50

Calculation of the $\gamma$ Register Values .....	110
Calculation of the $\delta$ Register Values.....	110
Outline Dimensions.....	111
Ordering Guide .....	111

Changes to Read Section.....	52
Added Figure 56 .....	54
Changes to $t_c$ Parameter, Description Column, Table 33.....	55
Added Table Summary Statement, Table 36.....	60
Changes to Table 36 .....	60
Added User Scratch Pad (Eight Bytes), Address 0x0C00 to Address 0x0C07, Table 36 .....	67
Changes to Table 39 .....	70
Added Clock Part Serial ID (Register 0x0C00 to Register 0x0C07) Section and Table 131 .....	98
Changes to Table 142 .....	102
Added Table 153.....	105
Added Table 154.....	106

### 7/11—Rev. A to Rev. B

Changed AD9584 to AD9548.....	32
Changed 437,749,988,378,041 to 43,774,988,378,041 .....	34
Change to Calculating Digital Filter Coefficients Section.....	107

### 10/10—Rev. 0 to Rev. A

Changes to Timing Parameter, Table 17 .....	11
Added Low Loop Bandwidth Applications Using a TCXO/OCXO Section and Choosing a System Clock Oscillator Frequency Section .....	37
Moved System Clock Period Section.....	39
Changes to Addr 0002, Table 35.....	60
Changes to Addr 0600, Table 35.....	62
Changes to Addr 0632, Table 35.....	63
Changes to Addr 0680, Table 35.....	64
Changes to Addr 06B2, Table 35 .....	65
Changes to Address 0002 Description, Table 38.....	70
Changes to Bit 7 and Bit 6, Table 78 .....	83
Changes to Address 0629 and Address 062A, Table 87 and Bit 7 and Bit 6, Table 88 .....	85
Changes to Address 065B and Address 065C, Table 97 and Bit 7 and Bit 6, Table 98 .....	87
Changes to Address 06A9 and Address 06AA, Table 107 .....	89
Changes to Bit 7 and Bit 6, Table 108 .....	90
Changes to Address 06DB and Address 06DC, Table 117.....	92

### 4/09—Revision 0: Initial Version

## SPECIFICATIONS

Minimum (min) and maximum (max) values apply for the full range of supply voltage and operating temperature variations. Typical (typ) values apply for AVDD3 = DVDD\_I/O = 3.3 V; AVDD = DVDD = 1.8 V; T<sub>A</sub> = 25°C; I<sub>DAC</sub> = 20 mA (full scale), unless otherwise noted.

### SUPPLY VOLTAGE

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY VOLTAGE					
DVDD3	3.135	3.30	3.465	V	Pin 7, Pin 82
DVDD	1.71	1.80	1.89	V	Pin 1, Pin 6, Pin 12, Pin 14, Pin 15, Pin 77, Pin 83, Pin 88
AVDD3	3.135	3.30	3.465	V	Pin 21, Pin 22, Pin 47, Pin 60, Pin 66, Pin 67, Pin 73
3.3 V Supply (Typical)	3.135	3.30	3.465	V	Pin 31, Pin 37, Pin 38, Pin 44
1.8 V Supply (Alternative)	1.71	1.80	1.89	V	Pin 31, Pin 37, Pin 38, Pin 44
AVDD	1.71	1.80	1.89	V	Pin 23, Pin 24, Pin 29, Pin 34, Pin 41, Pin 50, Pin 55, Pin 59, Pin 63, Pin 70, Pin 74

### SUPPLY CURRENT

The test conditions for the maximum (max) supply current are the same as the test conditions for the All Blocks Running parameter of Table 3. The test conditions for the typical (typ) supply current are the same as the test conditions for the Typical Configuration parameter of Table 3.

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT					
I <sub>DVDD3</sub>		1.5	3	mA	Pin 7, Pin 82
I <sub>DVDD</sub>		190	215	mA	Pin 1, Pin 6, Pin 12, Pin 14, Pin 15, Pin 77, Pin 83, Pin 88
I <sub>AVDD3</sub>		52	75	mA	Pin 21, Pin 22, Pin 47, Pin 60, Pin 66, Pin 67, Pin 73
I <sub>AVDD3</sub>					
3.3 V Supply (Typical)		24	110	mA	Pin 31, Pin 37, Pin 38, Pin 44
1.8 V Supply (Alternative)		24	110	mA	Pin 31, Pin 37, Pin 38, Pin 44
I <sub>AVDD</sub>		135	163	mA	Pin 23, Pin 24, Pin 29, Pin 34, Pin 41, Pin 50, Pin 55, Pin 59, Pin 63, Pin 70, Pin 74

### POWER DISSIPATION

Table 3.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
POWER DISSIPATION					
Typical Configuration		800	1100	mW	f <sub>SYCLK</sub> = 20 MHz <sup>1</sup> ; f <sub>S</sub> = 1 GHz <sup>2</sup> ; f <sub>DDS</sub> = 122.88 MHz <sup>3</sup> ; one LVPECL clock distribution output running at 122.88 MHz (all others powered down); one input reference running at 100 MHz (all others powered down)
All Blocks Running		900	1400	mW	f <sub>SYCLK</sub> = 20 MHz <sup>1</sup> ; f <sub>S</sub> = 1 GHz <sup>2</sup> ; f <sub>DDS</sub> = 399 MHz <sup>3</sup> ; all clock distribution outputs configured as LVPECL at 399 MHz; all input references configured as differential at 100 MHz; fractional-N active (R = 10, S = 39, U = 9, V = 10)
Full Power-Down		13		mW	Conditions = typical configuration; no external pull-up or pull-down resistors

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Incremental Power Dissipation					Conditions = typical configuration; table values show the change in power due to the indicated operation. $f_{\text{SYSCLK}} = 1 \text{ GHz}^1$ ; high frequency direct input mode.
SYSCLK PLL Off		-105		mW	
Input Reference On					A single 3.3 V CMOS output with a 10 pF load.
Differential		7		mW	
Single-Ended		13		mW	
Output Distribution Driver On					
LVDS		70		mW	
LVPECL		75		mW	
CMOS		65		mW	

<sup>1</sup>  $f_{\text{SYSCLK}}$  is the frequency at the SYSCLKP and SYSCLKN pins.

<sup>2</sup>  $f_s$  is the sample rate of the output DAC.

<sup>3</sup>  $f_{\text{DDS}}$  is the output frequency of the DDS.

## LOGIC INPUTS (M7 TO M0, RESET, TDI, TCLK, TMS)

Table 4.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
LOGIC INPUTS (M7 to M0, RESET, TDI, TCLK, TMS)					
Input High Voltage ( $V_{\text{IH}}$ )	2.1			V	
Input Low Voltage ( $V_{\text{IL}}$ )			0.8	V	
Input Current ( $I_{\text{INH}}$ , $I_{\text{INL}}$ )		$\pm 80$	$\pm 200$	$\mu\text{A}$	
Input Capacitance ( $C_{\text{IN}}$ )		3		pF	

## LOGIC OUTPUTS (M7 TO M0, IRQ, TDO)

Table 5.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
LOGIC OUTPUTS (M7 to M0, IRQ, TDO)					
Output High Voltage ( $V_{\text{OH}}$ )	2.7			V	$I_{\text{OH}} = 1 \text{ mA}$
Output Low Voltage ( $V_{\text{OL}}$ )			0.4	V	$I_{\text{OL}} = 1 \text{ mA}$
IRQ Leakage Current					Open-drain mode
Active Low Output Mode			1	$\mu\text{A}$	$V_{\text{OH}} = 3.3 \text{ V}$
Active High Output Mode			1	$\mu\text{A}$	$V_{\text{OL}} = 0 \text{ V}$

## SYSTEM CLOCK INPUTS (SYSCLKP/SYSCLKN)

Table 6.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SYSTEM CLOCK PLL BYPASSED					
Input Frequency Range	500		1000	MHz	
Minimum Input Slew Rate	1000			V/ $\mu\text{s}$	Minimum limit imposed for jitter performance
Duty Cycle	40		60	%	
Common-Mode Voltage		1.2		V	Internally generated
Differential Input Voltage Sensitivity	100			mV p-p	Minimum voltage across pins required to ensure switching between logic states; the instantaneous voltage on either pin must not exceed the supply rails; can accommodate single-ended input by ac grounding unused input
Input Capacitance		2		pF	Single-ended, each pin
Input Resistance		2.5		k $\Omega$	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SYSTEM CLOCK PLL ENABLED					
PLL Output Frequency Range	900		1000	MHz	Assumes valid system clock and PFD rates
Phase-Frequency Detector (PFD) Rate			150	MHz	
Frequency Multiplication Range	6		255		
VCO Gain		70		MHz/V	
High Frequency Path					
Input Frequency Range	100.1		500	MHz	Minimum limit imposed for jitter performance
Minimum Input Slew Rate	200			V/ $\mu$ s	
Frequency Divider Range	1		8		Binary steps (M = 1, 2, 4, 8)
Common-Mode Voltage		1		V	Internally generated
Differential Input Voltage Sensitivity	100			mV p-p	Minimum voltage across pins required to ensure switching between logic states; the instantaneous voltage on either pin must not exceed the supply rails; can accommodate single-ended input by ac grounding unused input
Low Frequency Path					
Input Frequency Range	3.5		100	MHz	Minimum limit imposed for jitter performance
Minimum Input Slew Rate	50			V/ $\mu$ s	
Common-Mode Voltage		1.2		V	Internally generated
Differential Input Voltage Sensitivity	100			mV p-p	Minimum voltage across pins required to ensure switching between logic states; the instantaneous voltage on either pin must not exceed the supply rails; can accommodate single-ended input by ac grounding unused input
Input Capacitance		3		pF	Single-ended, each pin
Input Resistance		2.5		k $\Omega$	
Crystal Resonator Path					
Crystal Resonator Frequency Range	10		50	MHz	Fundamental mode, AT cut
Maximum Crystal Motional Resistance			100	$\Omega$	See the System Clock Inputs section for recommendations

## DISTRIBUTION CLOCK INPUTS (CLKINP/CLKINN)

Table 7.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DISTRIBUTION CLOCK INPUTS (CLKINP/CLKINN)					
Input Frequency Range	62.5		500	MHz	Minimum limit imposed for jitter performance.
Minimum Slew Rate	75			V/ $\mu$ s	
Common-Mode Voltage		700		mV	Internally generated.
Differential Input Voltage Sensitivity	100			mV p-p	Capacitive coupling required; can accommodate single-ended input by ac grounding unused input; the instantaneous voltage on either pin must not exceed the supply rails.
Differential Input Power Sensitivity	-15			dBm	The same as voltage sensitivity but specified as power into a 50 $\Omega$ load.
Input Capacitance		3		pF	Each pin has a 2.5 k $\Omega$ internal dc-bias resistance.
Input Resistance		5		k $\Omega$	



## REFERENCE INPUTS (REFA/REFAA TO REFD/REFDD)

Table 8.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DIFFERENTIAL OPERATION					
Frequency Range					
Sinusoidal Input	10		750	MHz	
LVPECL Input	1		$750 \times 10^6$	Hz	
LVDS Input	1		$750 \times 10^6$	Hz	
Minimum Input Slew Rate	40			V/ $\mu$ s	Minimum limit imposed for jitter performance
Common-Mode Input Voltage		2		V	Internally generated
Differential Input Voltage Sensitivity		$\pm 65$		mV	Minimum differential voltage across pins required to ensure switching between logic levels; the instantaneous voltage on either pin must not exceed the supply rails
Input Resistance		25		k $\Omega$	
Input Capacitance		3		pF	
Minimum Pulse Width High	620			ps	
Minimum Pulse Width Low	620			ps	
SINGLE-ENDED OPERATION					
Frequency Range (CMOS)	1		$250 \times 10^6$	Hz	
Minimum Input Slew Rate	40			V/ $\mu$ s	Minimum limit imposed for jitter performance
Input Voltage High ( $V_{IH}$ )					
1.2 V to 1.5 V Threshold Setting	0.9			V	
1.8 V to 2.5 V Threshold Setting	1.2			V	
3.0 V to 3.3 V Threshold Setting	1.9			V	
Input Voltage Low ( $V_{IL}$ )					
1.2 V to 1.5 V Threshold Setting			0.27	V	
1.8 V to 2.5 V Threshold Setting			0.5	V	
3.0 V to 3.3 V Threshold Setting			1.0	V	
Input Resistance		45		k $\Omega$	
Input Capacitance		3		pF	
Minimum Pulse Width High	1.5			ns	
Minimum Pulse Width Low	1.5			ns	

## REFERENCE MONITORS

Table 9.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE MONITORS					
Reference Monitor					
Loss of Reference Detection Time			1.2	sec	Calculated using the nominal phase detector period ( $NPDP = R/f_{REF}$ ) <sup>1</sup>
Frequency Out-of Range Limits	$9.54 \times 10^{-7}$		0.1	$\Delta f/f_{REF}$	Programmable (lower bound subject to quality of SYSCLK)
Validation Timer	0.001		65.535	sec	Programmable in 1 ms increments
Redetect Timer	0.001		65.535	sec	Programmable in 1 ms increments

<sup>1</sup>  $f_{REF}$  is the frequency of the active reference; R is the frequency division factor determined by the R-divider.

## REFERENCE SWITCHOVER SPECIFICATIONS

Table 10.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
REFERENCE SWITCHOVER SPECIFICATIONS					
Maximum Output Phase Perturbation (Phase Build-Out Switchover)		40	200	ps	Assumes a jitter-free reference; satisfies Telcordia GR-1244-CORE requirements Minimum/maximum values are programmable upper bounds; a minimum value ensures <10% error; satisfies Telcordia GR-1244-CORE requirements
Maximum Time/Time Slope (Hitless Switchover)	315		65,535	ns/sec	
Time Required to Switch to a New Reference Hitless Switchover		5		sec	Calculated using the nominal phase detector period ( $NPDP = R/f_{REF}$ ) <sup>1</sup>
Phase Build-Out Switchover		3		sec	Calculated using the nominal phase detector period ( $NPDP = R/f_{REF}$ ) <sup>1</sup>

<sup>1</sup>  $f_{REF}$  is the frequency of the active reference; R is the frequency division factor determined by the R-divider.

## DISTRIBUTION CLOCK OUTPUTS (OUT0 TO OUT3)

Table 11.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
LVPECL MODE					
Maximum Output Frequency		725		MHz	Using internal current setting resistor
Rise/Fall Time (20% to 80%)		180	315	ps	100 $\Omega$ termination across output pins
Duty Cycle	45		55	%	
Differential Output Voltage Swing	630	770	910	mV	Magnitude of voltage across pins; output driver static
Common-Mode Output Voltage	AVDD3 – 1.5	AVDD3 – 1.3	AVDD3 – 1.05	V	Output driver static
LVDS MODE					
Maximum Output Frequency		725		MHz	Using internal current setting resistor (nominal 3.12 k $\Omega$ )
Rise/Fall Time <sup>1</sup> (20% to 80%)		200	350	ps	100 $\Omega$ termination across the output pair
Duty Cycle	40		60	%	
Differential Output Voltage Swing					
Balanced, $V_{OD}$	247		454	mV	Voltage swing between output pins; output driver static
Unbalanced, $\Delta V_{OD}$			50	mV	Absolute difference between voltage swing of normal pin and inverted pin; output driver static
Offset Voltage					
Common-Mode, $V_{OS}$	1.125		1.375	V	Output driver static
Common-Mode Difference, $\Delta V_{OS}$			50	mV	Voltage difference between pins; output driver static
Short-Circuit Output Current		13	24	mA	Output driver static
CMOS MODE					
Maximum Output Frequency					Weak drive option not supported for operating the CMOS drivers using a 1.8 V supply
3.3 V Supply					10 pF load
Strong Drive Strength Setting		250		MHz	
Weak Drive Strength Setting		25		MHz	
1.8 V Supply		150		MHz	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Rise/Fall Time <sup>1</sup> (20% to 80%) 3.3 V Supply Strong Drive Strength Setting Weak Drive Strength Setting 1.8 V Supply Duty Cycle Output Voltage High (V <sub>OH</sub> )  AVDD3 = 3.3 V, I <sub>OH</sub> = 10 mA AVDD3 = 3.3 V, I <sub>OH</sub> = 1 mA AVDD3 = 1.8 V, I <sub>OH</sub> = 1 mA Output Voltage Low (V <sub>OL</sub> )  AVDD3 = 3.3 V, I <sub>OL</sub> = 10 mA AVDD3 = 3.3 V, I <sub>OL</sub> = 1 mA AVDD3 = 1.8 V, I <sub>OL</sub> = 1 mA		0.5 8 1.5	2 14.5 2.5 60	ns ns ns %	10 pF load  10 pF load Output driver static; strong drive strength setting  Output driver static; strong drive strength setting
OUTPUT TIMING SKEW Between LVPECL Outputs Between LVDS Outputs Between CMOS 3.3 V Outputs Strong Drive Strength Setting Weak Drive Strength Setting Between CMOS 1.8 V Outputs Between LVPECL Outputs and LVDS Outputs Between LVPECL Outputs and CMOS Outputs		14 13 23 24 40 14 19	125 138 240 140	ps ps ps ps ps ps ps	10 pF load Rising edge only; any divide value Rising edge only; any divide value  Weak drive not supported at 1.8 V
ZERO-DELAY TIMING SKEW		±5		ns	Output relative to active input reference; output distribution synchronization to active reference feature enabled; assumes manual phase offset compensation of deterministic latency

<sup>1</sup> The listed values are for the slower edge (rise or fall).

## DAC OUTPUT CHARACTERISTICS (DACOUTP/DACOUTN)

Table 12.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DAC OUTPUT CHARACTERISTICS (DACOUTP/DACOUTN) Frequency Range Output Offset Voltage  Voltage Compliance Range Output Resistance  Output Capacitance Full-Scale Output Current  Gain Error		62.5	450 15  VSS – 0.5 0.5 50 5 20 –12	MHz mV  V Ω pF mA % FS	This is the single-ended voltage at either DAC output pin (no external load) when the internal DAC code implies that no current is delivered to that pin.  Single-ended, each pin has an internal 50 Ω termination to VSS.  Programmable (8 mA to 31 mA; see the DAC Output section).

**TIME DURATION OF DIGITAL FUNCTIONS**

Table 13.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
TIME DURATION OF DIGITAL FUNCTIONS					
EEPROM-to-Register Download Time		25		ms	Using default EEPROM storage sequence (see Register 0x0E10 to Register 0x0E3F)
Register-to-EEPROM Upload Time		200		ms	Using default EEPROM storage sequence (see Register 0x0E10 to Register 0x0E3F)
Minimum Power-Down Exit Time		10.5		μs	Dependent on loop-filter bandwidth
Maximum Time from Assertion of the RESET pin to the M0 to M7 Pins Entering High Impedance State		45		ns	

**DIGITAL PLL**

Table 14.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DIGITAL PLL					
Phase-Frequency Detector (PFD) Input Frequency Range	1		10 <sup>7</sup>	Hz	Maximum $f_{PFD}^1: f_s/100^2$
Loop Bandwidth	0.001		10 <sup>5</sup>	Hz	Programmable design parameter; maximum $f_{LOOP} = f_{REF}/(20R)^3$
Phase Margin	30		89	Degrees	Programmable design parameter
Reference Input (R) Division Factor	1		2 <sup>30</sup>		1, 2, ..., 1,073,741,824
Integer Feedback (S) Division Factor	8		2 <sup>30</sup>		8, 9, ..., 1,073,741,824
Fractional Feedback Divide Ratio	0		0.999		Maximum value: 1022/1023

<sup>1</sup>  $f_{PFD}$  is the frequency at the input to the phase-frequency detector.

<sup>2</sup>  $f_s$  is the sample rate of the output DAC.

<sup>3</sup>  $f_{REF}$  is the frequency of the active reference; R is the frequency division factor determined by the R-divider.

**DIGITAL PLL LOCK DETECTION**

Table 15.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
PHASE LOCK DETECTOR					
Threshold Programming Range	0.001		65.5	ns	
Threshold Resolution		1		ps	
FREQUENCY LOCK DETECTOR					
Threshold Programming Range	0.001		16,700	ns	Reference-to-feedback period difference
Threshold Resolution		1		ps	

**HOLDOVER SPECIFICATIONS**

Table 16.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
HOLDOVER SPECIFICATIONS					
Frequency Accuracy		<0.01		ppb	Excludes frequency drift of SYSCLK source; excludes frequency drift of input reference prior to entering holdover

## SERIAL PORT SPECIFICATIONS—SPI MODE

Table 17.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
$\overline{CS}$					Internal 30 k $\Omega$ pull-up resistor
Input Logic 1 Voltage		2.0		V	
Input Logic 0 Voltage		0.8		V	
Input Logic 1 Current		30		$\mu$ A	
Input Logic 0 Current		110		$\mu$ A	
Input Capacitance		2		pF	
SCLK					Internal 30 k $\Omega$ pull-down resistor
Input Logic 1 Voltage		2.0		V	
Input Logic 0 Voltage		0.8		V	
Input Logic 1 Current		1		$\mu$ A	
Input Logic 0 Current		1		$\mu$ A	
Input Capacitance		2		pF	
SDIO					
As an Input					
Input Logic 1 Voltage		2.0		V	
Input Logic 0 Voltage		0.8		V	
Input Logic 1 Current		1		$\mu$ A	
Input Logic 0 Current		1		$\mu$ A	
Input Capacitance		2		pF	
As an Output					
Output Logic 1 Voltage	2.7			V	1 mA load current
Output Logic 0 Voltage			0.4	V	1 mA load current
SDO					
Output Logic 1 Voltage	2.7			V	1 mA load current
Output Logic 0 Voltage			0.4	V	1 mA load current
TIMING					
SCLK					
Clock Rate, $1/t_{CLK}$			40	MHz	
Pulse Width High, $t_{HI}$	10			ns	
Pulse Width Low, $t_{LO}$	12			ns	
SDIO to SCLK Setup, $t_{DS}$	3			ns	
SCLK to SDIO Hold, $t_{DH}$	0			ns	
SCLK to Valid SDIO and SDO, $t_{DV}$			15	ns	
$\overline{CS}$ to SCLK Setup ( $t_s$ )	10			ns	
$\overline{CS}$ to SCLK Hold ( $t_c$ )	0			ns	
$\overline{CS}$ Minimum Pulse Width High	6			ns	

SERIAL PORT SPECIFICATIONS—I<sup>2</sup>C MODE

Table 18.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SDA, SCL (AS INPUT)					No internal pull-up/down resistor.
Input Logic 1 Voltage	$0.7 \times DVDD3$			V	
Input Logic 0 Voltage			$0.3 \times DVDD3$	V	
Input Current	-10		+10	$\mu$ A	For $V_{IN} = 10\%$ to $90\%$ $DVDD3$ .
Hysteresis of Schmitt Trigger Inputs	$0.015 \times DVDD3$				
Pulse Width of Spikes That Must Be Suppressed by the Input Filter, $t_{SP}$			50	ns	
SDA (AS OUTPUT)					
Output Logic 0 Voltage			0.4	V	$I_O = 3$ mA.
Output Fall Time from $V_{IHmin}$ to $V_{ILmax}$	$20 + 0.1 C_b^1$		250	ns	$10 \text{ pF} \leq C_b \leq 400 \text{ pF}$ .

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
TIMING					
SCL Clock Rate			400	kHz	After this period, the first clock pulse is generated.
Bus-Free Time Between a Stop and Start Condition, $t_{BUF}$	1.3			$\mu$ s	
Repeated Start Condition Setup Time, $t_{SU;STA}$	0.6			$\mu$ s	
Repeated Hold Time Start Condition, $t_{HD;STA}$	0.6			$\mu$ s	
Stop Condition Setup Time, $t_{SU;STO}$	0.6			$\mu$ s	
Low Period of the SCL Clock, $t_{LO}$	1.3			$\mu$ s	
High Period of the SCL Clock, $t_{HI}$	0.6			$\mu$ s	
SCL/SDA Rise Time, $t_R$	$20 + 0.1 C_b^1$		300	ns	
SCL/SDA Fall Time, $t_F$	$20 + 0.1 C_b^1$		300	ns	
Data Setup Time, $t_{SU;DAT}$	100			ns	
Data Hold Time, $t_{HD;DAT}$	100			ns	
Capacitive Load for Each Bus Line, $C_b^1$			400	pF	

<sup>1</sup>  $C_b$  is the capacitance (pF) of a single bus line.

## JITTER GENERATION

Table 19.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
JITTER GENERATION					
$f_{REF} = 1 \text{ Hz}^1$ ; $f_{DDS} = 122.88 \text{ MHz}^2$ ; $f_{LOOP} = 0.01 \text{ Hz}^3$					$f_{SYSCLK} = 20 \text{ MHz}^4$ OCO; $f_S = 1 \text{ GHz}^5$ ; Q-divider = 1; default SysClk PLL charge pump current; results valid for LVPECL, LVDS, and CMOS output logic types
Bandwidth: 100 Hz to 61 MHz		0.81		ps rms	Random jitter
Bandwidth: 5 kHz to 20 MHz		0.73		ps rms	Random jitter
Bandwidth: 20 kHz to 80 MHz		0.79		ps rms	Random jitter
Bandwidth: 50 kHz to 80 MHz		0.78		ps rms	Random jitter
Bandwidth: 4 MHz to 80 MHz		0.37		ps rms	Random jitter
$f_{REF} = 8 \text{ kHz}^1$ ; $f_{DDS} = 155.52 \text{ MHz}^2$ ; $f_{LOOP} = 100 \text{ Hz}^3$					$f_{SYSCLK} = 50 \text{ MHz}^4$ crystal; $f_S = 1 \text{ GHz}^5$ ; Q-divider = 1; default SYSCLK PLL charge pump current; results valid for LVPECL, LVDS, and CMOS output logic types
Bandwidth: 100 Hz to 77 MHz		0.71		ps rms	Random jitter
Bandwidth: 5 kHz to 20 MHz		0.34		ps rms	Random jitter
Bandwidth: 20 kHz to 80 MHz		0.43		ps rms	Random jitter
Bandwidth: 50 kHz to 80 MHz		0.43		ps rms	Random jitter
Bandwidth: 4 MHz to 80 MHz		0.31		ps rms	Random jitter
$f_{REF} = 19.44 \text{ MHz}^1$ ; $f_{DDS} = 155.52 \text{ MHz}^2$ ; $f_{LOOP} = 1 \text{ kHz}^3$					$f_{SYSCLK} = 50 \text{ MHz}^4$ crystal; $f_S = 1 \text{ GHz}^5$ ; Q-divider = 1; default SYSCLK PLL charge pump current; results valid for LVPECL, LVDS, and CMOS output logic types
Bandwidth: 100 Hz to 77 MHz		1.05		ps rms	Random jitter
Bandwidth: 5 kHz to 20 MHz		0.34		ps rms	Random jitter
Bandwidth: 20 kHz to 80 MHz		0.43		ps rms	Random jitter
Bandwidth: 50 kHz to 80 MHz		0.43		ps rms	Random jitter
Bandwidth: 4 MHz to 80 MHz		0.32		ps rms	Random jitter



Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
$f_{REF} = 19.44 \text{ Hz}^1$ ; $f_{DDS} = 311.04 \text{ MHz}^2$ ; $f_{LOOP} = 1 \text{ kHz}^3$					$f_{SYSCLK} = 50 \text{ MHz}^4$ crystal; $f_s = 1 \text{ GHz}^5$ ; Q-divider = 1; default SYSCLK PLL charge pump current; results valid for LVPECL, LVDS, and CMOS output logic types
Bandwidth: 100 Hz to 100 MHz		0.67		ps rms	Random jitter
Bandwidth: 5 kHz to 20 MHz		0.31		ps rms	Random jitter
Bandwidth: 20 kHz to 80 MHz		0.33		ps rms	Random jitter
Bandwidth: 50 kHz to 80 MHz		0.33		ps rms	Random jitter
Bandwidth: 4 MHz to 80 MHz		0.16		ps rms	Random jitter

<sup>1</sup>  $f_{REF}$  is the frequency of the active reference.

<sup>2</sup>  $f_{DDS}$  is the output frequency of the DDS.

<sup>3</sup>  $f_{LOOP}$  is the DPLL digital loop filter bandwidth.

<sup>4</sup>  $f_{SYSCLK}$  is the frequency at the SYSCLKP and SYSCLKN pins.

<sup>5</sup>  $f_s$  is the sample rate of the output DAC.

## ABSOLUTE MAXIMUM RATINGS

Table 20.

Parameter	Rating
Analog Supply Voltage (AVDD)	2 V
Digital Supply Voltage (DVDD)	2 V
Digital I/O Supply Voltage (DVDD3)	3.6 V
DAC Supply Voltage (AVDD3)	3.6 V
Maximum Digital Input Voltage	-0.5 V to DVDD3 + 0.5 V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering 10 sec)	300°C
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.



Pin No.	Mnemonic	Input/ Output	Pin Type	Description
21, 22	AVDD3	I	Power	3.3 V Analog (DAC) Power Supply.
23, 24	AVDD	I	Power	1.8 V Analog (DAC) Power Supply.
26	CLKINN	I	Differential input	Clock Distribution Input. In standard operating mode, this pin is connected to the filtered DACOUTN output. This internally biased input is typically ac-coupled and, when configured as such, can accept any differential signal whose single-ended swing is at least 400 mV.
27	CLKINP	I	Differential input	Clock Distribution Input. In standard operating mode, this pin is connected to the filtered DACOUTP output.
29	AVDD	I	Power	1.8 V Analog (Input Receiver) Power Supply.
30	OUT_RSET	O	Current set resistor	Connect an optional 3.12 k $\Omega$ resistor from this pin to ground (see the Output Current Control with an External Resistor section).
31, 37, 38, 44	AVDD3	I	Power	Analog Supply for Output Driver. These pins are normally 3.3 V but can be 1.8 V. Pin 31 powers Out0x. Pin 37 powers OUT1x. Pin 38 powers OUT2x. Pin 44 powers OUT3x. Apply power to these pins even if the corresponding outputs (OUT0P/OUT0N, OUT1P/OUT1N, OUT2P/OUT2N, and OUT3P/OUT3N) are not used. See the Power Supply Partitions section.
32	OUT0P	O	LVPECL, LVDS, or CMOS	Output 0. This output can be configured as LVPECL, LVDS, or single-ended CMOS. LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS operation can be either 1.8 V or 3.3 V, depending on the output driver power supply.
33	OUT0N	O	LVPECL, LVDS, or CMOS	Complementary Output 0. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
34, 41	AVDD	I	Power	1.8 V Analog (Output Divider) Power Supply.
35	OUT1P	O	LVPECL, LVDS, or CMOS	Output 1. This output can be configured as LVPECL, LVDS, or single-ended CMOS. LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS operation can be either 1.8 V or 3.3 V, depending on the output driver power supply.
36	OUT1N	O	LVPECL, LVDS, or CMOS	Complementary Output 1. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
39	OUT2P	O	LVPECL, LVDS, or CMOS	Output 2. This output can be configured as LVPECL, LVDS, or single-ended CMOS. LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS operation can be either 1.8 V or 3.3 V, depending on the output driver power supply.
40	OUT2N	O	LVPECL, LVDS, or CMOS	Complementary Output 2. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
42	OUT3P	O	LVPECL, LVDS, or CMOS	Output 3. This output can be configured as LVPECL, LVDS, or single-ended CMOS. LVPECL and LVDS operation require a 3.3 V output driver power supply. CMOS operation can be either 1.8 V or 3.3 V, depending on the output driver power supply.
43	OUT3N	O	LVPECL, LVDS, or CMOS	Complementary Output 3. This output can be configured as LVPECL, LVDS, or single-ended CMOS.
47	AVDD3	I	Power	3.3 V Analog (System Clock) Power Supply.
48	SYSCLK_VREG	I		System Clock Loop Filter Voltage Regulator. Connect a 0.1 $\mu$ F capacitor from this pin to ground. This pin is also the ac ground reference for the integrated SYSCLK PLL multiplier's external loop filter (see the SYSCLK PLL Multiplier section).
49	SYSCLK_LF	O		System Clock Multiplier Loop Filter. When using the frequency multiplier to drive the system clock, an external loop filter can be attached to this pin.
50, 55	AVDD	I	Power	1.8 V Analog (System Clock) Power Supply.

Pin No.	Mnemonic	Input/ Output	Pin Type	Description
52	SYSCCLKN	I	Differential input	Complementary System Clock Input. Complementary signal to SYSCCLKP. SYSCCLKN contains internal dc biasing and should be ac-coupled with a 0.01 $\mu$ F capacitor, except when using a crystal. When using a crystal, connect the crystal across SYSCCLKP and SYSCCLKN. When using a crystal, the user should consider placing a 0 $\Omega$ series resistor on the SYSCCLKN pin. In the event that the power dissipated in the crystal must be reduced, the user can replace the 0 $\Omega$ resistor with a larger resistor (for example, 500 $\Omega$ ). However, this series resistor is rarely needed. (See Figure 34).
53	SYSCCLKP	I	Differential input	System Clock Input. SYSCCLKP contains internal dc biasing and should be ac-coupled with a 0.01 $\mu$ F capacitor, except when using a crystal, in which case connect the crystal across SYSCCLKP and SYSCCLKN. Single-ended 1.8 V CMOS is also an option but can introduce a spur if the doubler is enabled and the duty cycle is not 50%. When using SYSCCLKP as a single-ended input, connect a 0.01 $\mu$ F capacitor from SYSCCLKN to ground.
56, 75	NC	I		No Connection. These pins should be left floating.
59	AVDD	I	Power	1.8 V Analog Power Supply.
57, 58	TDC_VRB, TDC_VRT	I		Use capacitive decoupling on these pins (see Figure 40).
60, 66, 67, 73	AVDD3	I	Power	3.3 V Analog (Reference Input) Power Supply.
61	REFA	I	Differential input	Reference A Input. This internally biased input is typically ac-coupled and, when configured as such, can accept any differential signal with single-ended swing up to 3.3 V. If dc-coupled, input can be LVPECL, CMOS, or LVDS.
62	REFAA	I	Differential input	Complementary Reference A Input. Complementary signal to the input provided on Pin 61. The user can configure this pin as a separate single-ended input.
63, 70, 74	AVDD	I	Power	1.8 V Analog (Reference Input) Power Supply.
64	REFB	I	Differential input	Reference B Input. This internally biased input is typically ac-coupled and, when configured as such, can accept any differential signal with single-ended swing up to 3.3 V. If dc-coupled, input can be LVPECL, CMOS, or LVDS.
65	REFBB	I	Differential input	Complementary Reference B Input. Complementary signal to the input provided on Pin 64. The user can configure this pin as a separate single-ended input.
68	REFC	I	Differential input	Reference C Input. This internally biased input is typically ac-coupled and, when configured as such, can accept any differential signal with single-ended swing up to 3.3 V. If dc-coupled, input can be LVPECL, CMOS, or LVDS.
69	REFCC	I	Differential input	Complementary Reference C Input. Complementary signal to the input provided on Pin 68. The user can configure this pin as a separate single-ended input.
71	REFD	I	Differential input	Reference D Input. This internally biased input is typically ac-coupled and, when configured as such, can accept any differential signal with single-ended swing up to 3.3 V. If dc-coupled, input can be LVPECL, CMOS, or LVDS.
72	REFDD	I	Differential input	Complementary Reference D Input. Complementary signal to the input provided on Pin 71. The user can configure this pin as a separate single-ended input.
76	IRQ	O	Logic	Interrupt Request Line.
78, 79, 80, 81, 84, 85, 86, 87	M0, M1, M2, M3, M4, M5, M6, M7	I/O	3.3 V CMOS	Configurable I/O Pins. These pins are configured under program control. M0 to M2 control the serial port mode selection (see Table 29), and M3 to M7 control the EEPROM loading at startup or reset (see the Initial M0 to M7 Pin Programming section). Note that there are no internal pull-up or pull-down resistors on these pins, and the user should place pull-up or pull-down resistors on each of these pins to avoid unpredictable start-up behavior.
EP	VSS	O	Exposed pad	The exposed pad must be connected to ground (VSS).

## TYPICAL PERFORMANCE CHARACTERISTICS

$f_R$  = input reference clock frequency;  $f_O$  = clock frequency;  $f_{SYS}$  = SYSCLK input frequency;  $f_S$  = internal system clock frequency; LBW = DPLL loop bandwidth; PLL off = SYSCLK PLL bypassed; PLL on = SYSCLK PLL enabled;  $I_{CP}$  = SYSCLK PLL charge pump current; LF = SYSCLK PLL loop filter. AVDD, AVDD3, and DVDD at nominal supply voltage,  $f_S = 1$  GHz,  $I_{CP}$  = automatic mode, LF = internal, unless otherwise noted.




Figure 3. Additive Phase Noise (Output Driver = LVPECL),  $f_R = 19.44$  MHz,  $f_O = 155.52$  MHz, LBW = 1 kHz,  $f_{SYS} = 1$  GHz, PLL Off




Figure 5. Additive Phase Noise (Output Driver = LVPECL),  $f_R = 19.44$  MHz,  $f_O = 311.04$  MHz, LBW = 1 kHz,  $f_{SYS} = 1$  GHz, PLL Off




Figure 4. Additive Phase Noise (Output Driver = LVPECL),  $f_R = 19.44$  MHz,  $f_O = 155.52$  MHz, LBW = 1 kHz,  $f_{SYS} = 50$  MHz (Crystal), PLL On




Figure 6. Additive Phase Noise (Output Driver = LVPECL),  $f_R = 19.44$  MHz,  $f_O = 311.04$  MHz, LBW = 1 kHz,  $f_{SYS} = 50$  MHz (Crystal), PLL On






Figure 7. Absolute Phase Noise (Output Driver = LVPECL),  
 $f_r = 19.44$  MHz,  $f_o = 155.52$  MHz,  
 LBW = 1 kHz,  $f_{SYS} = 50$  MHz, PLL On

08022-069




Figure 10. Absolute Phase Noise Comparison of SYSCLK Input Options  
 (Output Driver = LVPECL),  
 $f_r = 19.44$  MHz,  $f_o = 311.04$  MHz, LBW = 1 kHz

08022-068




Figure 8. Absolute Phase Noise (Output Driver = LVPECL),  
 $f_r = 1$  Hz,  $f_o = 122.88$  MHz,  
 LBW = 0.05 Hz,  $f_{SYS} = 20$  MHz (OCXO), PLL On

08022-044




Figure 11. Absolute Phase Noise (Output Driver = LVPECL),  
 $f_r = 1$  Hz,  $f_o = 155.52$  MHz,  
 LBW = 0.05 Hz,  $f_{SYS} = 50$  MHz, PLL On

08022-054




Figure 9. Absolute Phase Noise (Output Driver = LVPECL),  
 $f_r = 8$  kHz,  $f_o = 155.52$  MHz,  
 LBW = 100 Hz,  $f_{SYS} = 50$  MHz (Crystal), PLL On

08022-062




Figure 12. Absolute Phase Noise (Output Driver = LVPECL),  
 $f_r = 19.44$  MHz,  $f_o = 155.52$  MHz,  
 LBW = 1 kHz,  $f_{SYS} = 50$  MHz (Crystal), PLL On with  
 2x Frequency Multiplier,  $I_{CP} = 375$   $\mu$ A, LF = External (350 kHz)

08022-051




Figure 13. Phase Noise of SYSCLK Input Sources




Figure 16. Jitter Transfer Bandwidth, Output Driver = LVPECL,  $f_r = 19.44$  MHz,  $f_o = 155.52$  MHz,  $LBW = 100$  Hz (Phase Margin = 88°),  $f_{sys} = 1$  GHz, PLL Off




Figure 14. Amplitude vs. Toggle Rate, LVPECL and LVDS




Figure 17. Amplitude vs. Toggle Rate, 1.8 V CMOS




Figure 15. Amplitude vs. Toggle Rate, 3.3 V CMOS (Strong Mode)




Figure 18. Amplitude vs. Toggle Rate, 3.3 V CMOS (Weak Mode)




Figure 19. Power Consumption vs. Frequency, LVPECL and LVDS (Single Channel)




Figure 22. Power Consumption vs. Frequency, 1.8 V CMOS




Figure 20. Power Consumption vs. Frequency, 3.3 V CMOS (Strong Mode)




Figure 23. Power Consumption vs. Frequency, 3.3 V CMOS (Weak Mode)




Figure 21. Output Waveform, LVPECL (400 MHz)




Figure 24. Output Waveform, LVDS (400 MHz)




Figure 25. Output Waveform, 3.3 V CMOS (100 MHz, Strong Mode)




Figure 27. Output Waveform, 3.3 V CMOS (20 MHz, Weak Mode)




Figure 26. Output Waveform, 1.8 V CMOS (100 MHz)

# INPUT/OUTPUT TERMINATION RECOMMENDATIONS




Figure 28. AC-Coupled LVDS or LVPECL Output Driver

08022-003




Figure 32. CLKINx Input

08022-007




Figure 29. DC-Coupled LVDS or LVPECL Output Driver

081022-004




Figure 33. System Clock Input (SYSCLKP/SYSCLKN) When Using a TCXO/OCXO with 3.3 V CMOS Output

08022-134




Figure 30. Reference Input

08022-005





Figure 31. SYSCLKx Input

08022-006



**NOTES**  
 1. THE RECOMMENDED  $C_{LOAD} = 10\text{pF}$  IS SHOWN. THE VALUES OF THE 15pF SHUNT CAPACITORS SHOWN HERE MUST EQUAL  $2 \times (C_{LOAD} - C_{STRAY})$ , WHERE  $C_{STRAY}$  IS TYPICALLY 2pF TO 5pF). THE SERIES RESISTOR CONNECTED TO SYSCLKN IS NORMALLY NOT REQUIRED, BUT CAN BE USEFUL TO LIMIT THE POWER DISSIPATED IN THE CRYSTAL.

Figure 34. System Clock Input (XOA/XOB) in Crystal Mode

08022-133

## GETTING STARTED

### POWER-ON RESET

The AD9548 monitors the voltage on the power supplies at power-up. When DVDD3 is greater than  $2.35\text{ V} \pm 0.1\text{ V}$  and DVDD (Pin 1, Pin 6, Pin 12, Pin 77, Pin 83, and Pin 88) is greater than  $1.4\text{ V} \pm 0.05\text{ V}$ , the device generates a 75 ns reset pulse. The power-up reset pulse is internal and independent of the RESET pin. This internal power-up reset sequence eliminates the need for the user to provide external power supply sequencing. Within 45 ns after the leading edge of the internal reset pulse, the M0 to M7 multifunction pins behave as high impedance digital inputs and remain so until programmed otherwise.

### INITIAL M0 TO M7 PIN PROGRAMMING

During a device reset (either via the power-up reset pulse or the RESET pin), the multifunction pins (M0 to M7) behave as high impedance inputs, but upon removal of the reset condition, level-sensitive latches capture the logic pattern present on the multifunction pins. The AD9548 requires that the user supply the desired logic state to the M0 to M7 pins by means of pull-up and/or pull-down resistors (nominally 10 k $\Omega$  to 30 k $\Omega$ ).

The initial state of the M0 to M7 pins following a reset is referred to as FncInit, Bits[7:0]. Bits[7:0] of FncInit map directly to the logic states of M7:0, respectively. The three LSBs of FncInit (FncInit, Bits[2:0]) determine whether the serial port interface behaves according to the SPI or I<sup>2</sup>C protocol. Specifically, FncInit, Bits[2:0] = 000 selects the SPI interface, while any other value selects the I<sup>2</sup>C port with the three LSBs of the I<sup>2</sup>C bus address set to the value of FncInit, Bits[2:0].

The five MSBs of FncInit (FncInit, Bits[7:3]) determine the operation of the EEPROM loader. On the falling edge of RESET, if FncInit, Bits[7:3] = 00000, then the EEPROM contents are not transferred to the control registers and the device registers assume their default values. However, if FncInit, Bits[7:3]  $\neq$  00000, then the EEPROM controller transfers the contents of the EEPROM to the control registers with condition = FncInit, Bits[7:3] (see the EEPROM section).

### DEVICE REGISTER PROGRAMMING

The initial state of the M0 to M7 pins establishes the serial input/output port protocol (SPI or I<sup>2</sup>C). Using the appropriate serial port protocol, and assuming that an EEPROM download is not used, program the device according to the recommended sequence described in the Program the System Clock Functionality section through the Generate the Output Clock section.

#### **Program the System Clock Functionality**

The system clock parameters reside in the 0100 register address space. They include the following:

- System clock PLL controls
- System clock period
- System clock stability timer

It is essential to program the system clock period because many of the AD9548 subsystems rely on this value. It is highly recommended to program the system clock stability timer, as well. This is especially important when using the system clock PLL but also applies if using an external system clock source, especially if the external source is not expected to be completely stable when power is applied to the AD9548.

#### **Initialize the System Clock**

After the system clock functionality is programmed, issue an input/output update using Register 0x0005, Bit 0 to invoke the system clock settings.

#### **Calibrate the System Clock (Only if Using SYSCLK PLL)**

Set the calibrate system clock bit in the sync/cal register (Address 0x0A02, Bit 0) and issue an input/output update. Then clear the calibrate system clock bit and issue another input/output update. This action allows time for the calibration to proceed while programming the remaining device registers.

#### **Program the Multifunction Pins (Optional)**

This step is required only if the user intends to use any of the multifunction pins for status or control. The multifunction pin parameters reside in the 0x0200 to 0x0207 register address space. The default configuration of the multifunction pins is as an undesignated high impedance input pin.

#### **Program the IRQ Functionality (Optional)**

This step is required only if the user intends to use the IRQ feature. IRQ control resides in the 0x0200 to 0x0207 register address space. It includes the following:

- IRQ pin mode control
- IRQ mask

The IRQ mask default values prevent interrupts from being generated. The IRQ pin mode default is open-drain NMOS.

#### **Program the Watchdog Timer (Optional)**

This step is required only if the user intends to use it. Watchdog timer control resides in the 0x0200 register address space. The watchdog timer is disabled by default.

#### **Program the DAC Full-Scale Current (Optional)**

This step is required only if the user intends to use a full-scale current setting other than the default value. DAC full-scale current control resides in the 0x0200 register address space.