# **E**hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## **DEVICES** Dual, 14-Bit, 80 MSPS/125 MSPS, Serial LVDS<br>DEVICES 18 V Analog-to-Digital Converter 1.8 V Analog-to-Digital Converter

## Data Sheet **AD9645**

## **FEATURES**

**1.8 V supply operation Low power: 122 mW per channel at 125 MSPS with scalable power options SNR = 74 dBFS (to Nyquist) SFDR = 91 dBc at 70 MHz DNL = ±0.65 LSB (typical); INL = ±1.5 LSB (typical) Serial LVDS (ANSI-644, default) and low power, reduced range option (similar to IEEE 1596.3) 650 MHz full power analog bandwidth 2 V p-p input voltage range Serial port control Full chip and individual channel power-down modes Flexible bit orientation Built-in and custom digital test pattern generation Clock divider Programmable output clock and data alignment Programmable output resolution Standby mode**

## **APPLICATIONS**

**Communications Diversity radio systems Multimode digital receivers GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA I/Q demodulation systems Smart antenna systems Broadband data applications Battery-powered instruments Handheld scope meters Portable medical imaging and ultrasound Radar/LIDAR**

## **GENERAL DESCRIPTION**

The AD9645 is a dual, 14-bit, 80 MSPS/125 MSPS analog-todigital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.

The ADC requires a single 1.8 V power supply and LVPECL-/ CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.



The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual channel power-down is supported; the AD9645 typically consumes less than 2 mW in the full power-down state. The ADC provides several features designed to maximize flexibility and minimize system cost, such as programmable output clock and data alignment and digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

The AD9645 is available in a RoHS-compliant, 32-lead LFCSP. It is specified over the industrial temperature range of −40°C to  $+85^{\circ}$ C.

## **PRODUCT HIGHLIGHTS**

- 1. Small Footprint. Two ADCs are contained in a small, spacesaving package.
- 2. Low Power. The AD9645 uses 122 mW/channel at 125 MSPS with scalable power options.
- 3. Pin Compatibility with the AD9635, a 12-Bit Dual ADC.
- 4. Ease of Use. A data clock output (DCO) operates at frequencies of up to 500 MHz and supports double data rate (DDR) operation.
- 5. User Flexibility. SPI control offers a wide range of flexible features to meet specific system requirements.

**Rev. B Document Feedback**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012–2015 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com** 

## AD9645\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

## [COMPARABLE PARTS](http://www.analog.com/parametricsearch/en/10785?doc=AD9645.pdf&p0=1&lsrc=pst)

View a parametric search of comparable parts.

## **[EVALUATION KITS](http://www.analog.com/ad9645/evalkits?doc=AD9645.pdf&p0=1&lsrc=ek)**

• AD9645 Evaluation Board

## [DOCUMENTATION](http://www.analog.com/ad9645/documentation?doc=AD9645.pdf&p0=1&lsrc=doc)<sup>D</sup>

## Application Notes

- AN-1142: Techniques for High Speed ADC PCB Layout
- AN-501: Aperture Uncertainty and ADC System Performance
- AN-737: How ADIsimADC Models an ADC
- AN-742: Frequency Domain Response of Switched-Capacitor ADCs
- AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter
- AN-807: Multicarrier WCDMA Feasibility
- AN-808: Multicarrier CDMA2000 Feasibility
- AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs
- AN-835: Understanding High Speed ADC Testing and Evaluation
- AN-878: High Speed ADC SPI Control Software
- AN-905: Visual Analog Converter Evaluation Tool Version 1.0 User Manual
- AN-935: Designing an ADC Transformer-Coupled Front End

### Data Sheet

• AD9645: Dual, 14-Bit, 80 MSPS/125 MSPS, Serial LVDS 1.8 V Analog-to-Digital Converter

### User Guides

• AD9655/AD9645/AD9635 Evaluation Documentation

## [TOOLS AND SIMULATIONS](http://www.analog.com/ad9645/tools?doc=AD9645.pdf&p0=1&lsrc=tools)

- Visual Analog
- AD9645 IBIS Model
- AD9645 S-Parameter

## [REFERENCE MATERIALS](http://www.analog.com/ad9645/referencematerials?doc=AD9645.pdf&p0=1&lsrc=rm)

## Press

• Analog Devices' Dual 14-bit A/D Converter Reduces Power and Size in Communications, Instrumentation, Test and Measurement Applications

## Technical Articles

• MS-2210: Designing Power Supplies for High Speed ADC

## [DESIGN RESOURCES](http://www.analog.com/ad9645/designsources?doc=AD9645.pdf&p0=1&lsrc=dr)<sup>L</sup>

- AD9645 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

## [DISCUSSIONS](http://www.analog.com/ad9645/discussions?doc=AD9645.pdf&p0=1&lsrc=disc)

View all AD9645 EngineerZone Discussions.

## [SAMPLE AND BUY](http://www.analog.com/ad9645/sampleandbuy?doc=AD9645.pdf&p0=1&lsrc=sb)<sup>[C]</sup>

Visit the product page to see pricing options.

## [TECHNICAL SUPPORT](http://www.analog.com/support/technical-support.html?doc=AD9645.pdf&p0=1&lsrc=techs)<sup>[]</sup>

Submit a technical question or find your regional support number.

## [DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9645.pdf&product=AD9645&p0=1&lsrc=dfs)

Submit feedback for this data sheet.

## TABLE OF CONTENTS





## **REVISION HISTORY**

## **10/15—Rev. A to Rev. B**



## **8/14—Rev. 0 to Rev. A**





**6/12—Revision 0: Initial Version**

## **SPECIFICATIONS**

## **DC SPECIFICATIONS**

AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.

### **Table 1.**



<sup>1</sup> See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation,* for definitions and for details on how these tests were completed.<br><sup>2</sup> Measured with a low input frequency, full-scale sine wave o

<sup>3</sup> Can be controlled via the SPI.

## **AC SPECIFICATIONS**

AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.

### **Table 2. Parameter<sup>1</sup> Temp AD9645-80 AD9645-125 Min Typ Max Min Typ Max Unit** SIGNAL-TO-NOISE RATIO (SNR)  $f_{\text{IN}} = 9.7 \text{ MHz}$  dBFS  $\frac{1}{25}$  and  $\frac{25}{35}$   $\frac{1}{25}$   $\frac{35}{6}$   $\frac{1}{25}$   $\frac{$ fIN = 30.5 MHz 25°C 75.4 75.0 dBFS fIN = 70 MHz Full 73.1 74.5 72.8 74.3 dBFS fIN = 139.5 MHz 25°C 72.1 72.5 dBFS  $f_{\text{IN}} = 200.5 \text{ MHz}$  dBFS  $\frac{1}{25^{\circ}C}$  70.0  $\frac{1}{25^{\circ}C}$  70.3  $\frac{1}{25^{\circ}C}$ SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD)  $f_{\text{IN}} = 9.7 \text{ MHz}$  dBFS  $\frac{1}{25}$  and  $\frac{25}{35}$   $\frac{1}{25}$   $\frac{$ fIN = 30.5 MHz 25°C 75.2 75.0 dBFS fIN = 70 MHz Full 72.7 74.4 72.4 74.2 dBFS fIN = 139.5 MHz 25°C 71.7 72.4 dBFS  $f_{\text{IN}} = 200.5 \text{ MHz}$  dBFS EFFECTIVE NUMBER OF BITS (ENOB)  $f_{\text{IN}} = 9.7 \text{ MHz}$  and the set of  $12.3$  and  $12.2$  and  $12.2$  Bits  $f_{\text{N}} = 30.5 \text{ MHz}$  and the set of  $\sim$  12.2  $\sim$  12.2  $\sim$  12.2  $\sim$  12.2  $\sim$  12.2  $f_{\text{IN}}$  = 70 MHz Full 11.8 12.1 11.7 12.0 Bits fIN = 139.5 MHz 25°C 11.6 11.7 Bits  $f_{\text{IN}} = 200.5 \text{ MHz}$  Bits SPURIOUS-FREE DYNAMIC RANGE (SFDR)  $f_{\text{IN}} = 9.7 \text{ MHz}$  and the set of  $125^{\circ}$ C  $96$  96  $10^{9}$  93 dBc  $f_{\text{N}}$ = 30.5 MHz dBc 30.5 MHz dBc 30.5 MHz  $f_{\text{IN}}$ = 70 MHz dBc set that the set of the  $f_{\text{IN}}$  = 139.5 MHz 25°C  $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$  and  $f_{\text{IN}}$  = 139.5 MHz  $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \end{array}$  $f_{\text{IN}} = 200.5 \text{ MHz}$  and the set of  $125^{\circ}$  c  $125^{\circ}$  and  $125$ WORST HARMONIC (SECOND OR THIRD) fIN = 9.7 MHz 25°C −96 −93 dBc f<sub>N</sub> = 30.5 MHz dBc 25°C − 91 − 97 dBc fIN = 70 MHz Full −96 −83 −91 −82 dBc f<sub>IN</sub> = 139.5 MHz 25°C −82 −82 −93 dBc f<sub>IN</sub> = 200.5 MHz 25°C −82 −81 dBc WORST OTHER HARMONIC OR SPUR fIN = 9.7 MHz 25°C −99 −96 dBc fIN = 30.5 MHz 25°C −97 −99 dBc fIN = 70 MHz Full −99 −82 −96 −84 dBc fIN = 139.5 MHz 25°C −93 −91 dBc f<sub>IN</sub> = 200.5 MHz 25°C − 91 − 91 − 87 dBc TWO-TONE INTERMODULATION DISTORTION (IMD)—AIN1 AND  $AlN2 = -7.0$  dBFS  $f_{\text{IN1}}$  = 70.5 MHz,  $f_{\text{IN2}}$  = 72.5 MHz CROSSTALK<sup>2</sup> 25°C −97 −97 dB CROSSTALK (OVERRANGE CONDITION)<sup>3</sup> 25°C −97 −97 dB POWER SUPPLY REJECTION RATIO (PSRR) AVDD  $\begin{array}{|c|c|c|c|c|c|}\n\hline\n&25^{\circ}\text{C} & 42 & 42 & 48 \\
\hline\n& & & & & & & \end{array}$ DRVDD 25°C 67 67 dB ANALOG INPUT BANDWIDTH, FULL POWER 25°C 650 650 MHz

<sup>1</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.

 $2$  Crosstalk is measured at 70 MHz with  $-1.0$  dBFS analog input on one channel and no input on the adjacent channel.

<sup>3</sup> Overrange condition is specified with 3 dB of the full-scale input range.

<sup>4</sup> PSRR is measured by injecting a sinusoidal signal at 10 MHz to the power supply pin and measuring the output spur on the FFT. PSRR is calculated as the ratio of the amplitude of the spur voltage over the amplitude of the pin voltage, expressed in decibels (dB).

## **DIGITAL SPECIFICATIONS**

AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.



<sup>1</sup> See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation,* for definitions and for details on how these tests were completed.<br><sup>2</sup> Specified for LVDS and LVPECL only.<br><sup>3</sup> Specified for 13 SD

## **SWITCHING SPECIFICATIONS**

AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.



<sup>1</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.

<sup>2</sup> Measured on standard FR-4 material.

<sup>3</sup> Can be adjusted via the SPI. The conversion rate is the clock rate after the divider.<br><sup>4</sup> The maximum conversion rate is based on two-lane output mode. See the Digital Outputs and Timing section for the maximum convers mode.

 $^5$  t<sub>SAMPLE</sub>/16 is based on the number of bits in two LVDS data lanes. t<sub>SAMPLE</sub> = 1/f<sub>s</sub>.<br><sup>6</sup> Wake-up time is defined as the time required to return to normal operation from power-down mode.

## **TIMING SPECIFICATIONS**

### **Table 5.**



10537-002

## **Timing Diagrams**

Refer to the Memory Map Register Descriptions section and Table 20 for SPI register settings.



Figure 2. 16-Bit DDR/SDR, Two-Lane, 1× Frame Mode (Default)



AD9645 Data Sheet







Figure 5. 12-Bit DDR/SDR, Two-Lane, 2× Frame Mode

## Data Sheet **AD9645**



Figure 6. Wordwise DDR, One-Lane, 1× Frame, 16-Bit Output Mode



Figure 7. Wordwise DDR, One-Lane, 1× Frame, 12-Bit Output Mode

10537-006

## ABSOLUTE MAXIMUM RATINGS

### **Table 6.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### **THERMAL RESISTANCE**

The exposed paddle is the only ground connection on the chip. The exposed paddle must be soldered to the AGND plane of the user's circuit board. Soldering the exposed paddle to the user's board also increases the reliability of the solder joints and maximizes the thermal capability of the package.

### **Table 7. Thermal Resistance**



<sup>1</sup> Per JEDEC JESD51-7, plus JEDEC JESD51-5 2S2P test board.

<sup>2</sup> Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

<sup>3</sup> Per MIL-STD 883, Method 1012.1.

<sup>4</sup> Per JEDEC JESD51-8 (still air).

Typical  $\theta_{IA}$  is specified for a 4-layer PCB with a solid ground plane. As shown in Table 7, airflow improves heat dissipation, which reduces  $\theta_{IA}$ . In addition, metal in direct contact with the package leads from metal traces, through holes, ground, and power planes reduces the  $\theta_{IA}$ .

### **ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



10537-008

Figure 8. Pin Configuration, Top View

### **Table 8. Pin Function Descriptions**



## TYPICAL PERFORMANCE CHARACTERISTICS

**AD9645-80**



Figure 9. Single-Tone 16k FFT with  $f_{IN} = 9.7$  MHz,  $f_{SAMPL} = 80$  MSPS



Figure 10. Single-Tone 16k FFT with  $f_{IN} = 30.5$  MHz,  $f_{SAMPLE} = 80$  MSPS



Figure 11. Single-Tone 16k FFT with  $f_{IN} = 70.2$  MHz,  $f_{SAMPLE} = 80$  MSPS



Figure 12. Single-Tone 16k FFT with  $f_{IN} = 139.5$  MHz,  $f_{SAMPIF} = 80$  MSPS



Figure 13. Single-Tone 16k FFT with  $f_{IN} = 200.5$  MHz,  $f_{SAMPLE} = 80$  MSPS



Figure 14. Single-Tone 16k FFT with  $f_{IN} = 200.5$  MHz,  $f_{SAMPLE} = 80$  MSPS,  $Clock Divide = Divide-by-8$ 

10537-011

## Data Sheet **AD9645**



Figure 15. SNR/SFDR vs. Analog Input Level;  $f_{IN} = 9.7$  MHz,  $f_{SAMPIF} = 80$  MSPS



Figure 16. Two-Tone 16k FFT with  $f_{IN1} = 70.5$  MHz and  $f_{IN2} = 72.5$  MHz,  $f_{SAMPLE} = 80$  MSPS



Figure 17. Two-Tone SFDR/IMD3 vs. Input Amplitude (AIN) with  $f_{N1}$  = 70.5 MHz and  $f_{N2}$  = 72.5 MHz,  $f_{SAMPIF}$  = 80 MSPS





Figure 19. SNR/SFDR vs. Temperature;  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 80$  MSPS



Figure 20. INL;  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 80$  MSPS



Figure 21. DNL;  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 80$  MSPS







Figure 23. PSRR vs. Frequency;  $f_{CLK} = 125$  MHz,  $f_{SAMPLE} = 80$  MSPS



Figure 24. SNR/SFDR vs. Sample Rate;  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 80$  MSPS





## Data Sheet **AD9645**

## **AD9645-125**



Figure 26. Single-Tone 16k FFT with  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 125$  MSPS



Figure 27. Single-Tone 16k FFT with  $f_{IN} = 30.5$  MHz,  $f_{SAMPLE} = 125$  MSPS



Figure 28. Single-Tone 16k FFT with  $f_{IN}$  = 70.2 MHz,  $f_{SAMPLE}$  = 125 MSPS



Figure 29. Single-Tone 16k FFT with  $f_{IN}$  = 139.5 MHz,  $f_{SAMPL}$  = 125 MSPS



Figure 30. Single-Tone 16k FFT with  $f_{IN} = 200.5$  MHz,  $f_{SAMPL} = 125$  MSPS



Figure 31. Single-Tone 16k FFT with  $f_{IN} = 200.5$  MHz,  $f_{SAMPLE} = 125$  MSPS, Clock Divide = Divide-by-8



Figure 32. SNR/SFDR vs. Analog Input Level;  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 125$  MSPS



Figure 33. Two-Tone 16k FFT with  $f_{N1} = 70.5$  MHz and  $f_{N2} = 72.5$  MHz,  $f_{SAMPLE} = 125$  MSPS



Figure 34. Two-Tone SFDR/IMD3 vs. Input Amplitude (AIN) with  $f_{IN1} = 70.5$  MHz and  $f_{IN2} = 72.5$  MHz,  $f_{SAMPLE} = 125$  MSPS





Figure 36. SNR/SFDR vs. Temperature;  $f_{IN}$  = 9.7 MHz,  $f_{SAMPLE}$  = 125 MSPS



Figure 37. INL;  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 125$  MSPS

**0.6**

**0.5**

**0.4 0.3**

**0.2 0.1**

**–0.5 1**

**1367**

**4099 5465 6831 8197 9563 10929 12295**

**–0.4 –0.3 –0.2 –0.1 0**

**DNL (LSB)**

# **2733 13661 15027 16393**

10537-073

Figure 38. DNL;  $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 125$  MSPS **OUTPUT CODE**



Figure 39. Input Referred Noise Histogram;  $f_{SAMPL} = 125$  MSPS



Figure 40. PSRR vs. Frequency;  $f_{CLK}$  = 125 MHz,  $f_{SAMPLE}$  = 125 MSPS



Figure 41. SNR/SFDR vs. Sample Rate;  $f_{IN} = 9.7$  MHz,  $f_{SAMPL} = 125$  MSPS



Figure 42. SNR/SFDR vs. Sample Rate;  $f_{IN}$  = 70 MHz,  $f_{SAMPLE}$  = 125 MSPS

## EQUIVALENT CIRCUITS



Figure 43. Equivalent Analog Input Circuit



Figure 44. Equivalent Clock Input Circuit



Figure 45. Equivalent SDIO/PDWN Input Circuit



Figure 46. Equivalent Digital Output Circuit



Figure 47. Equivalent SCLK/DFS Input Circuit



Figure 48. Equivalent RBIAS and VCM Circuit



Figure 49. Equivalent CSB Input Circuit



## THEORY OF OPERATION

The AD9645 is a multistage, pipelined ADC. Each stage provides sufficient overlap to correct for flash errors in the preceding stage. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The serializer transmits this converted data in a 16-bit output. The pipelined architecture permits the first stage to operate with a new input sample while the remaining stages operate with preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution flash ADC connected to a switched-capacitor DAC and an interstage residue amplifier (for example, a multiplying digital-to-analog converter (MDAC)). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage consists of a flash ADC.

The output staging block aligns the data, corrects errors, and passes the data to the output buffers. The data is then serialized and aligned to the frame and data clocks.

## **ANALOG INPUT CONSIDERATIONS**

The analog input to the AD9645 is a differential switchedcapacitor circuit designed for processing differential input signals. This circuit can support a wide common-mode range while maintaining excellent performance. By using an input common-mode voltage of midsupply, users can minimize signal-dependent errors and achieve optimum performance.



Figure 51. Switched-Capacitor Input Circuit

10537-044

The clock signal alternately switches the input circuit between sample mode and hold mode (see Figure 51). When the input circuit is switched to sample mode, the signal source must be capable of charging the sample capacitors and settling within one-half of a clock cycle.

A small resistor in series with each input can help reduce the peak transient current injected from the output stage of the driving source. In addition, low Q inductors or ferrite beads can be placed on each leg of the input to reduce high differential capacitance at the analog inputs and, therefore, achieve the maximum bandwidth of the ADC. Such use of low Q inductors or ferrite beads is required when driving the converter front end at high IF frequencies. Either a differential capacitor or two singleended capacitors can be placed on the inputs to provide a matching passive network. This ultimately creates a low-pass filter at the input to limit unwanted broadband noise. See the AN-742 Application Note, the AN-827 Application Note, and the Analog Dialogue article "Transformer-Coupled Front-End for Wideband A/D Converters" (Volume 39, April 2005) for more information. In general, the precise values depend on the application.

## **Input Common Mode**

The analog inputs of the AD9645 are not internally dc biased. Therefore, in ac-coupled applications, the user must provide this bias externally. Setting the device so that  $V_{CM} = AVDD/2$  is recommended for optimum performance, but the device can function over a wider range with reasonable performance, as shown in Figure 52.



 $f_{IN} = 9.7$  MHz,  $f_{SAMPLE} = 125$  MSPS

An on-chip, common-mode voltage reference is included in the design and is available from the VCM pin. The VCM pin must be decoupled to ground by a  $0.1 \mu$ F capacitor, as described in the Applications Information section.

Maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. In the case of the AD9645, the largest input span available is 2 V p-p.

### **Differential Input Configurations**

There are several ways to drive the AD9645 either actively or passively. However, optimum performance is achieved by driving the analog inputs differentially. Using a differential double balun configuration to drive the AD9645 provides excellent performance and a flexible interface to the ADC for baseband applications (see Figure 55).

For applications where SNR is a key parameter, differential transformer coupling is the recommended input configuration (see Figure 56) because the noise performance of most amplifiers is not adequate to achieve the true performance of the AD9645.

Regardless of the configuration, the value of the shunt capacitor, C, is dependent on the input frequency and may need to be reduced or removed.

It is not recommended to drive the AD9645 inputs single-ended.

## **VOLTAGE REFERENCE**

A stable and accurate 1.0 V voltage reference is built into the AD9645. The VREF pin should be externally decoupled to ground with a low ESR, 1.0 μF capacitor in parallel with a low ESR, 0.1 μF ceramic capacitor.

Figure 53 shows how the internal reference voltage is affected by loading. Figure 54 shows the typical drift characteristics of the internal reference in 1.0 V mode.

The internal buffer generates the positive and negative full-scale references for the ADC core.









Figure 55. Differential Double Balun Input Configuration for Baseband Applications



Figure 56. Differential Transformer-Coupled Configuration for Baseband Applications

## **CLOCK INPUT CONSIDERATIONS**

For optimum performance, clock the AD9645 sample clock inputs, CLK+ and CLK−, with a differential signal. The signal is typically ac-coupled into the CLK+ and CLK− pins via a transformer or capacitors. These pins are biased internally (see Figure 44) and require no external bias.

## **Clock Input Options**

The AD9645 has a flexible clock input structure. The clock input can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of the type of signal being used, clock source jitter is of the most concern, as described in the Jitter Considerations section.

Figure 57 and Figure 58 show two preferred methods for clocking the AD9645 (at clock rates up to 1 GHz prior to the internal clock divider). A low jitter clock source is converted from a single-ended signal to a differential signal using either an RF transformer or an RF balun.



Figure 57. Transformer-Coupled Differential Clock (Up to 200 MHz)



Figure 58. Balun-Coupled Differential Clock (Up to 1 GHz)

The RF balun configuration is recommended for clock frequencies between 125 MHz and 1 GHz, and the RF transformer configuration is recommended for clock frequencies from 10 MHz to 200 MHz. The back-to-back Schottky diodes across the transformer/balun secondary winding limit clock excursions into the AD9645 to approximately 0.8 V p-p differential.

This limit helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9645 while preserving the fast rise and fall times of the signal that are critical to achieving low jitter performance. However, the diode capacitance comes into play at frequencies above 500 MHz. Care must be taken when choosing the appropriate signal limiting diode.

If a low jitter clock source is not available, another option is to ac couple a differential PECL signal to the sample clock input pins, as shown in Figure 59. The AD9510/AD9511/AD9512/ AD9513/AD9514/AD9515/AD9516-0/AD9516-1/AD9516-2/ AD9516-3/AD9516-4/AD9516-5/AD9517-0/AD9517-1/ AD9517-2/AD9517-3/AD9517-4 clock drivers offer excellent jitter performance.



A third option is to ac couple a differential LVDS signal to the sample clock input pins, as shown in Figure 60. The AD9510/ AD9511/AD9512/AD9513/AD9514/AD9515/AD9516-0/ AD9516-1/AD9516-2/AD9516-3/AD9516-4/AD9516-5/ AD9517-0/AD9517-1/AD9517-2/AD9517-3/AD9517-4 clock drivers offer excellent jitter performance.



Figure 60. Differential LVDS Sample Clock (Up to 1 GHz)

In some applications, it may be acceptable to drive the sample clock inputs with a single-ended 1.8 V CMOS signal. In such applications, drive the CLK+ pin directly from a CMOS gate, and bypass the CLK− pin to ground with a 0.1 μF capacitor (see Figure 61).



Figure 61. Single-Ended 1.8 V CMOS Input Clock (Up to 200 MHz)

## **Input Clock Divider**

The AD9645 contains an input clock divider that can divide the input clock by integer values from 1 to 8. To achieve a given sample rate, the frequency of the externally applied clock must be multiplied by the divide value. The increased rate of the external clock normally results in lower clock jitter, which is beneficial for IF undersampling applications.

## **Clock Duty Cycle**

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals and, as a result, may be sensitive to the clock duty cycle. Commonly, a ±5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics.

The AD9645 contains a duty cycle stabilizer (DCS) that retimes the nonsampling (falling) edge, providing an internal clock signal with a nominal 50% duty cycle. This allows the user to provide a wide range of clock input duty cycles without affecting the performance of the AD9645. Noise and distortion performance are nearly flat for a wide range of duty cycles with the DCS on.

Jitter in the rising edge of the input is still of concern and is not easily reduced by the internal stabilization circuit. The duty cycle control loop does not function for clock rates of less than 20 MHz, nominally. The loop has a time constant associated with it that must be considered in applications in which the clock rate can change dynamically. A wait time of 1.5 µs to 5 µs is required after a dynamic clock frequency increase or decrease before the DCS loop is relocked to the input signal.

## **Jitter Considerations**

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency  $(f_A)$  due only to aperture jitter  $(t_j)$  can be calculated by the following equation:

$$
SNR \t\tDegradation = 20 \log_{10} \left( \frac{1}{2\pi \times f_A \times t_J} \right)
$$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter specifications. IF undersampling applications are particularly sensitive to jitter (see Figure 62).



Figure 62. Ideal SNR vs. Input Frequency and Jitter

The clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the AD9645. Power supplies for clock drivers should be separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or other methods), it should be retimed by the original clock as the last step.

Refer to the AN-501 Application Note and the AN-756 Application Note for more in-depth information about jitter performance as it relates to ADCs.

### **POWER DISSIPATION AND POWER-DOWN MODE**

As shown in Figure 63, the power dissipated by the AD9645 is proportional to its sample rate. The AD9645 is placed in powerdown mode either by the SPI port or by asserting the PDWN pin high. In this state, the ADC typically dissipates 2 mW. During power-down, the output drivers are placed in a high impedance state. Asserting the PDWN pin low returns the AD9645 to its normal operating mode. Note that PDWN is referenced to the digital output driver supply (DRVDD) and should not exceed that supply voltage.



Figure 63. Total Power Dissipation vs.  $f_{SAMPLE}$  for  $f_{IN} = 9.7$  MHz

Low power dissipation in power-down mode is achieved by shutting down the reference, reference buffer, biasing networks, and clock. Internal capacitors are discharged when the part enters power-down mode and must then be recharged when the part returns to normal operation. As a result, wake-up time is related to the time spent in power-down mode, and shorter power-down cycles result in proportionally shorter wake-up times. When using the SPI port interface, the user can place the ADC in powerdown mode or standby mode. Standby mode allows the user to keep the internal reference circuitry powered when faster wakeup times are required. See the Memory Map section for more details on using these features.

## **DIGITAL OUTPUTS AND TIMING**

The AD9645 differential outputs conform to the ANSI-644 LVDS standard on default power-up. This default setting can be changed to a low power, reduced signal option (similar to the IEEE 1596.3 standard) via the SPI. The LVDS driver current is derived on chip and sets the output current at each output equal to a nominal 3.5 mA. A 100 Ω differential termination resistor placed at the LVDS receiver inputs results in a nominal 350 mV swing (or 700 mV p-p differential) at the receiver.

When operating in reduced range mode, the output current is reduced to 2 mA. This results in a 200 mV swing (or 400 mV p-p differential) across a 100  $\Omega$  termination at the receiver.

The LVDS outputs facilitate interfacing with LVDS receivers in custom ASICs and FPGAs for superior switching performance in noisy environments. Single point-to-point net topologies are recommended with a 100  $\Omega$  termination resistor placed as close as possible to the receiver. If there is no far-end receiver termination or there is poor differential trace routing, timing errors may result. To avoid such timing errors, ensure that the trace length is less than 24 inches and that the differential output traces are close together and at equal lengths.

Figure 64 shows an example of the FCO and data stream with proper trace length and position.



Figure 64. AD9645-125, LVDS Output Timing Example in ANSI-644 Mode (Default)

Figure 65 shows the LVDS output timing example in reduced range mode.



Figure 65. AD9645-125, LVDS Output Timing Example in Reduced Range Mode

Figure 66 shows an example of the LVDS output using the ANSI-644 standard (default) data eye and a time interval error (TIE) jitter histogram with trace lengths of less than 24 inches on standard FR-4 material.



Figure 66. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths of Less Than 24 Inches on Standard FR-4 Material, External 100 Ω Far-End Termination Only

Figure 67 shows an example of trace lengths exceeding 24 inches on standard FR-4 material. Note that the TIE jitter histogram reflects the decrease of the data eye opening as the edge deviates from the ideal position.



Figure 67. Data Eye for LVDS Outputs in ANSI-644 Mode with Trace Lengths Greater Than 24 Inches on Standard FR-4 Material, External 100 Ω Far-End Termination Only

It is the responsibility of the user to determine if the waveforms meet the timing budget of the design when the trace lengths exceed 24 inches. Additional SPI options allow the user to further increase the internal termination (increasing the current) of both outputs to drive longer trace lengths. This increase in current can be achieved by programming Register 0x15. Although an increase

in current produces sharper rise and fall times on the data edges and is less prone to bit errors, the power dissipation of the DRVDD supply increases when this option is used.

The format of the output data is twos complement by default. An example of the output coding format can be found in Table 9. To change the output data format to offset binary, see the Memory Map section.

Data from each ADC is serialized and provided on a separate channel in two lanes in DDR mode. The data rate for each serial stream is equal to (16 bits  $\times$  the sample clock rate)/2 lanes, with a maximum of 1 Gbps/lane ((16 bits  $\times$  125 MSPS)/(2 lanes) = 1 Gbps/lane)). The maximum allowable output data rate is 1 Gbps/lane. If one-lane mode is used, the data rate doubles for a given sample rate. To stay within the maximum data rate of 1 Gbps/lane, the sample rate is limited to a maximum of 62.5 MSPS in one-lane output mode.

The lowest typical conversion rate is 10 MSPS. For conversion rates of less than 20 MSPS, the SPI must be used to reconfigure the integrated PLL. See Register 0x21 in the Memory Map section for details on enabling this feature.

Two output clocks are provided to assist in capturing data from the AD9645. The DCO is used to clock the output data and is equal to 4× the sample clock (CLK) rate for the default mode of operation. Data is clocked out of the AD9645 and must be captured on the rising and falling edges of the DCO that supports double data rate (DDR) capturing. The FCO is used to signal the start of a new output byte and is equal to the sample clock rate in 1× frame mode. See the Timing Diagrams section for more information.

When the SPI is used, the DCO phase can be adjusted in 60° increments relative to the data edge. This enables the user to refine system timing margins, if required. The default DCO+ and DCO− timing, as shown in Figure 2, is 180° relative to the output data edge.

A 12-bit serial stream can also be initiated from the SPI. This allows the user to implement and test compatibility to lower resolution systems. When changing the resolution to a 12-bit serial stream, the data stream is shortened. See Figure 3 for the 12-bit example. In the default option with the serial output number of bits at 16, the data stream stuffs two 0s at the end of the 14-bit serial data.

In default mode, as shown in Figure 2, the MSB is first in the data output serial stream. This can be inverted by using the SPI so that the LSB is first in the data output serial stream.



### **Table 9. Digital Output Coding**