## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Octal Ultrasound AFE with JESD204B

## Data Sheet

## FEATURES

8 channels of LNA, VGA, AAF, ADC, and digital RF decimator Low power
150 mW per channel, TGC mode, 40 MSPS
62.5 mW per channel, CW mode
$10 \mathrm{~mm} \times 10 \mathrm{~mm}, 144$-ball CSP_BGA
TGC channel input referred noise: $0.82 \mathbf{n V} / \sqrt{ } \mathrm{Hz}$, maximum gain
Flexible power-down modes
Fast recovery from low power standby mode: $\mathbf{2 \mu s}$
Low noise preamplifier (LNA)
Input referred noise: $0.78 \mathbf{n V} / \sqrt{ } \mathrm{Hz}$, gain $=\mathbf{2 1 . 6} \mathrm{dB}$
Programmable gain: 15.6 dB, 17.9 dB , or 21.6 dB
0.1 dB compression: 1000 mV p-p, 750 mV p-p, or 450 mV p-p

Flexible active input impedance matching
Variable gain amplifier (VGA)
Attenuator range: $\mathbf{4 5 \mathrm { dB } \text { , linear in dB gain control }}$
Postamp gain (PGA): $\mathbf{2 1}$ dB, $\mathbf{2 4 d B}$, 27 dB, or $\mathbf{3 0 ~ d B ~}$
Antialiasing filter (AAF)
Programmable second-order low-pass filter (LPF) from 8 MHz to 18 MHz or 13.5 MHz to $\mathbf{3 0} \mathbf{~ M H z}$ and high-pass filter (HPF)
Analog-to-digital converter (ADC)
SNR: 75 dB, 14 bits up to 125 MSPS
JESD204B Subclass 0 coded serial digital outputs
CW Doppler mode harmonic rejection I/Q demodulator Individual programmable phase rotation Dynamic range per channel: $160 \mathrm{dBFS} / \sqrt{ } \mathrm{Hz}$
Close-in SNR: $156 \mathrm{dBc} / \sqrt{ } \mathrm{Hz}, 1 \mathrm{kHz}$ offset, $\mathbf{- 3} \mathrm{dBFS}$ input
RF digital decimation by 2 and high-pass filter

## APPLICATIONS

Medical imaging/ultrasound
Nondestructive testing (NDT)

## GENERAL DESCRIPTION

The AD9675 is designed for low cost, low power, small size, and ease of use for medical ultrasound. It contains eight channels of a variable gain amplifier (VGA) with a low noise preamplifier (LNA), a continuous wave (CW) harmonic rejection I/Q demodulator with programmable phase rotation, an antialiasing filter (AAF), an analog-to-digital converter (ADC), and a digital high-pass filter and RF decimation by 2 for data processing and bandwidth reduction.

Each channel features a maximum gain of up to 52 dB , a fully differential signal path, and an active input preamplifier termination. The channel is optimized for high dynamic performance and low power in applications where a small package size is critical.

The LNA has a single-ended to differential gain that is selectable through the serial port interface (SPI). Assuming a 15 MHz noise bandwidth (NBW) and a 21.6 dB LNA gain, the LNA input SNR is 94 dB . In CW Doppler mode, each LNA output drives an I/Q demodulator that has independently programmable phase rotation with 16 phase settings.

Power-down of individual channels is supported to increase battery life for portable applications. Standby mode allows quick power-up for power cycling. In CW Doppler operation, the VGA, AAF, and ADC are powered down. The ADC contains features to maximize flexibility and minimize system cost, such as a programmable clock, data alignment, and programmable digital test pattern generation. The digital test patterns include built-in fixed patterns, built-in pseudorandom patterns, and custom user-defined test patterns entered via the SPI.

## COMPARABLE PARTS

View a parametric search of comparable parts.

## DOCUMENTATION

## Data Sheet

- AD9675: Octal Ultrasound AFE With JESD204B Data Sheet


## REFERENCE MATERIALS $\square$

## Press

- JESD204B FPGA Debug Software Accelerates High-speed Design
- Low Cost, Octal Ultrasound Receiver with On-Chip RF Decimator and JESD204B Serial Interface
- Xilinx and Analog Devices Achieve JEDEC JESD204B Interoperability


## DESIGN RESOURCES

- AD9675 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all AD9675 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features .....  1
Applications. .....  1
General Description .....  1
Revision History ..... 2
Functional Block Diagram ..... 3
Specifications ..... 4
AC Specifications .....  4
Digital Specifications ..... 7
Switching Specifications ..... 9
Absolute Maximum Ratings ..... 12
Thermal Impedance ..... 12
ESD Caution ..... 12
Pin Configuration and Function Descriptions. ..... 13
Typical Performance Characteristics ..... 16
TGC Mode ..... 16
CW Doppler Mode ..... 20
Theory of Operation ..... 21
TGC Operation ..... 21
REVISION HISTORY
1/16-Revision A: Initial Version

## FUNCTIONAL BLOCK DIAGRAM



## SPECIFICATIONS

## AC SPECIFICATIONS

AVDD1 $=1.8 \mathrm{~V}, \mathrm{AVDD} 2=3.0 \mathrm{~V}, \mathrm{DVDD}=1.4 \mathrm{~V}, \mathrm{DRVDD}=1.8 \mathrm{~V}, 1.0 \mathrm{~V}$ internal ADC reference, full temperature range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$, $\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$, low bandwidth mode, $\mathrm{R}_{\mathrm{s}}=50 \Omega, \mathrm{R}_{\mathrm{FB}}=\infty$ (unterminated), LNA gain $=21.6 \mathrm{~dB}$, LNA bias $=$ mid-high, PGA gain $=27 \mathrm{~dB}$, analog gain control, $\mathrm{V}_{\mathrm{GAIN}}(\mathrm{V})=(\mathrm{GAIN}+)-(\mathrm{GAIN}-)=1.6 \mathrm{~V}$, AAF LPF cutoff $=\mathrm{f}_{\text {SAMPLE }} / 3$ (Mode I/Mode II) $=\mathrm{f}_{\text {SAMPLE }} / 4.5$ (Mode III/Mode IV), HPF cutoff $=\mathrm{LPF}$ cutoff $/ 12.00$, Mode $\mathrm{I}=\mathrm{f}_{\text {SAMPLE }}=40$ MSPS, Mode $\mathrm{II}=\mathrm{f}_{\text {SAMPLE }}=65$ MSPS, Mode $\mathrm{III}=\mathrm{f}_{\text {SAMPLE }}=80 \mathrm{MSPS}$, Mode IV $=125$ MSPS, RF decimator bypassed (Mode I/Mode II), RF decimator enabled (Mode III/Mode IV), digital high-pass filter bypassed, JESD204B link parameters: $M=8$ and $L=2$, unless otherwise noted. All gain setting options are listed, which can be configured via SPI registers, and all power supply currents and power dissipations are listed for the four mode settings (Mode I, Mode II, Mode III, and Mode IV).

Table 1.

| Parameter ${ }^{1}$ | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LNA CHARACTERISTICS |  |  |  |  |  |
| Gain | Single-ended input to differential output | 15.6/17.9/21.69.6/11.9/15.6 |  |  | dB |
|  | Single-ended input to single-ended output |  |  |  | dB |
| 0.1 dB Input Compression Point |  | 9.6/11.9/15.6 |  |  |  |
|  | LNA gain $=15.6 \mathrm{~dB}$ | 1000 |  |  | mV p-p |
|  | LNA gain $=17.9 \mathrm{~dB}$ | 750 |  |  | $m \vee p-p$ |
|  | LNA gain $=21.6 \mathrm{~dB}$ | 450 |  |  | $m \vee p-p$ |
| 1 dB Input Compression Point |  |  |  |  |  |
|  | LNA gain $=15.6 \mathrm{~dB}$ | 1200 |  |  | mV p-p |
|  | LNA gain $=17.9 \mathrm{~dB}$ | 900 |  |  | $m V p-p$ |
|  | LNA gain $=21.6 \mathrm{~dB}$ | 600 |  |  | mV p-p |
| Input Common Mode (LI-x, LG-x) |  | 2.2 |  |  | V |
| Output Common Mode (LO-x) | Switch off | High-Z |  |  | $\Omega$ |
|  | Switch on | 1.5 |  |  | V |
| Output Common Mode (LOSW-x) | Switch off | High-Z |  |  | $\Omega$ |
|  | Switch on | 1.5 |  |  | V |
| Input Resistance (LI-x) | $\mathrm{R}_{\text {FB }}=300 \Omega$, LNA gain $=21.6 \mathrm{~dB}$ | 50 |  |  | $\Omega$ |
|  | $\mathrm{R}_{\mathrm{FB}}=1350 \Omega$, LNA gain $=21.6 \mathrm{~dB}$ | 200 |  |  | $\Omega$ |
|  |  | 6 |  |  | k $\Omega$ |
| Input Capacitance (LI-x) |  | 22 |  |  | pF |
| Input Referred Noise Voltage | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  |  |  |  |
|  | LNA gain $=15.6 \mathrm{~dB}$ | 0.83 |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | LNA gain $=17.9 \mathrm{~dB}$ | 0.82 |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | LNA gain $=21.6 \mathrm{~dB}$ | 0.78 |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Input Signal-to-Noise Ratio $\quad$ Noise bandwidth $=15 \mathrm{MHz}$ |  | 94 |  |  | dB |
| Input Noise Current |  | 2.6 |  |  | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| FULL CHANNEL CHARACTERISTICS <br> AAF Low-Pass Cutoff | Time gain control (TGC) |  |  |  |  |
|  | -3 dB , programmable, low bandwidth mode | 8 |  | 18 | MHz |
|  | -3 dB , programmable, high bandwidth mode | 13.5 |  | 30 | MHz |
| In Range AAF Bandwidth Tolerance |  | $\pm 10$ |  |  |  |
| Group Delay Variation Input Referred Noise Voltage | $\mathrm{f}=1 \mathrm{MHz}$ to 18 MHz , $\mathrm{V}_{\text {GAIN }}=-1.6 \mathrm{~V}$ to +1.6 V | $\pm 350$ |  |  | ps |
|  | LNA gain $=15.6 \mathrm{~dB}$ | 0.96 |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | LNA gain $=17.9 \mathrm{~dB}$ | 0.90 |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | LNA gain $=21.6 \mathrm{~dB}$ | 0.82 |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Noise Figure |  |  |  |  |  |
| Active Termination Matched | LNA gain $=15.6 \mathrm{~dB}, \mathrm{R}_{\text {FB }}=150 \Omega$ | 5.6 |  |  | dB |
|  | LNA gain $=17.9 \mathrm{~dB}, \mathrm{R}_{\text {FB }}=200 \Omega$ | 4.8 |  |  | dB |
|  | LNA gain $=21.6 \mathrm{~dB}, \mathrm{R}_{\text {FB }}=300 \Omega$ | 3.8 |  |  | dB |
| Unterminated | LNA gain $=15.6 \mathrm{~dB}, \mathrm{R}_{\mathrm{FB}}=\infty$ | 3.2 |  |  | dB |
|  | LNA gain $=17.9 \mathrm{~dB}, \mathrm{RFB}=\infty$ |  | 2.9 |  | dB |
|  | LNA gain $=21.6 \mathrm{~dB}, \mathrm{R}_{\mathrm{FB}}=\infty$ |  | 2.6 |  | dB |


| Parameter ${ }^{1}$ | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Correlated Noise Ratio | No signal, correlated/uncorrelated | -125 | -30 |  | dB |
| Output Offset |  |  |  | +125 | LSB |
| Signal-to-Noise Ratio (SNR) | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz} \text { at }-12 \mathrm{dBFS}, \mathrm{~V}_{\text {GAIN }}=-1.6 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz} \text { at }-1 \mathrm{dBFS}, \mathrm{~V}_{\text {GAIN }}=1.6 \mathrm{~V} \end{aligned}$ |  | 69 |  | dBFS |
|  |  |  | 59 |  | dBFS |
| Close-In SNR | $\begin{aligned} & \mathrm{f}_{\mathrm{N}}=3.5 \mathrm{MHz} \text { at }-0.5 \mathrm{dBFS}, \mathrm{~V}_{\text {GAIN }}=0 \mathrm{~V} \text {, } \\ & 1 \mathrm{kHz} \text { offset } \end{aligned}$ |  | -130 |  | $\mathrm{dBc} / \sqrt{ } \mathrm{Hz}$ |
| Second Harmonic | $\mathrm{fin}_{\text {I }}=5 \mathrm{MHz}$ at $-12 \mathrm{dBFS}, \mathrm{V}_{\text {GAIN }}=-1.6 \mathrm{~V}$ |  | -70 |  | dBc |
|  | $\mathrm{ffin}=5 \mathrm{MHz}$ at $-1 \mathrm{dBFS}, \mathrm{V}_{\text {GAIN }}=1.6 \mathrm{~V}$ |  | -62 |  | dBc |
| Third Harmonic | $\mathrm{fin}^{\prime}=5 \mathrm{MHz}$ at $-12 \mathrm{dBFS}, \mathrm{V}_{\text {GAII }}=-1.6 \mathrm{~V}$ |  | -61 |  | dBC |
|  | $\mathrm{ffin}=5 \mathrm{MHz}$ at $-1 \mathrm{dBFS}, \mathrm{V}_{\text {GAIN }}=1.6 \mathrm{~V}$ |  | -55 |  | dBC |
| Two-Tone Intermodulation Distortion (IMD3) | $\mathrm{f}_{\text {RF1 }}=5.015 \mathrm{MHz}, \mathrm{f}_{\text {RF2 }}=5.020 \mathrm{MHz}, \mathrm{A}_{\text {RF1 }}=$ $-1 \mathrm{dBFS}, \mathrm{A}_{\mathrm{RF2}}=-21 \mathrm{dBFS}, \mathrm{V}_{\mathrm{GAIN}}=1.6 \mathrm{~V}$, IMD3 relative to $\mathrm{A}_{\mathrm{RF} 2}$ |  | -54 |  | dBC |
| Channel-to-Channel Crosstalk | $\mathrm{fiN}^{1}=5.0 \mathrm{MHz}$ at -1 dBFS |  | -60 |  | dB |
|  | Overrange condition ${ }^{2}$ |  | -55 |  | dB |
| GAIN ACCURACY Gain Law Conformance Error | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |
|  | $-1.6<\mathrm{V}_{\text {GAIN }}<-1.28 \mathrm{~V}$ | -1.3 | 0.4 | +1.3 | dB |
|  | $-1.28 \mathrm{~V}<\mathrm{V}_{\text {Gain }}<+1.28 \mathrm{~V}$ |  |  |  | dB |
|  | $1.28 \mathrm{~V}<\mathrm{V}_{\text {GAIN }}<1.6 \mathrm{~V}$ |  | -0.5 |  | dB |
|  | $\mathrm{V}_{\text {GAIN }}=0 \mathrm{~V}$, normalized for ideal AAF loss | -0.9 |  | +0.9 | dB |
| Channel-to-Channel Matching | $-1.28 \mathrm{~V}<\mathrm{V}_{\text {GAIN }}<+1.28 \mathrm{~V}, 1 \sigma$ |  | 0.1 |  | dB |
| PGA Gain |  |  | 21/24/27/30 |  | dB |
| GAIN CONTROL INTERFACE |  |  |  |  |  |
| Control Range | Differential | -1.6 |  | +1.6 | V |
| Control Common Mode | GAIN+, GAIN- | 0.7 | 0.8 | 0.9 | V |
| Input Impedance | GAIN+, GAIN- |  | 10 |  | $\mathrm{M} \Omega$ |
| Gain Range |  |  | 45 |  | dB |
| Gain Sensitivity | Analog |  | 14 |  | $\mathrm{dB} / \mathrm{V}$ |
|  | Digital step size |  | 3.5 |  | dB |
| Response Time | Analog 45 dB change |  | 750 |  | ns |
| CW DOPPLER MODE |  |  |  |  |  |
| LO Frequency | $\mathrm{f}_{\mathrm{LO}}=\mathrm{f}_{\mathrm{MLO}} / \mathrm{M}$ | 1 |  | 10 | MHz |
| Phase Resolution | Per channel, 4LO mode |  | 45 |  | Degrees |
|  | Per channel, 8LO mode, 16LO mode |  | 22.5 |  | Degrees |
| Output DC Bias (Single-Ended) | CWI+, CWI-, CWQ +, CWQ- |  | AVDD2 $\div 2$ |  |  |
| Output AC Current Range | Per CWI+, CWI-, CWQ+, CWQ-, each channel enabled ( $2 \mathrm{f}_{\mathrm{L}}$ and baseband signal) |  | $\pm 2.2$ | $\pm 2.5$ | mA |
| Transconductance (Differential) | Demodulated lout/ViN, per CWI+, CWI-, CWQ+, CWQ- |  |  |  |  |
|  | $\text { LNA gain }=15.6 \mathrm{~dB}$ |  | 3.3 |  | mA/v |
|  | LNA gain $=17.9 \mathrm{~dB}$ |  | 4.3 |  | $\mathrm{mA} / \mathrm{V}$ |
|  | LNA gain $=21.6 \mathrm{~dB}$ |  | 6.6 |  | $\mathrm{mA} / \mathrm{V}$ |
| Input Referred Noise Voltage | $\mathrm{R}_{S}=0 \Omega, \mathrm{R}_{\text {FB }}=\infty$ |  |  |  |  |
|  | LNA gain $=15.6 \mathrm{~dB}$ |  | 1.6 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | LNA gain $=17.9 \mathrm{~dB}$ |  | 1.3 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | LNA gain $=21.6 \mathrm{~dB}$ |  | 1.0 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Noise Figure | $\mathrm{R}_{S}=50 \Omega, \mathrm{R}_{\text {FB }}=\infty$ |  |  |  |  |
|  | LNA gain $=15.6 \mathrm{~dB}$ |  | 5.7 |  | dB |
|  | LNA gain $=17.9 \mathrm{~dB}$ |  | 4.5 |  | dB |
|  | LNA gain $=21.6 \mathrm{~dB}$ |  | 3.4 |  | dB |
| Input Referred Dynamic Range | $\mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{R}_{\mathrm{FB}}=\infty$ |  |  |  |  |
|  | LNA gain $=15.6 \mathrm{~dB}$ |  | 164 |  | dBFS/ $/ \mathrm{Hz}$ |
|  | LNA gain $=17.9 \mathrm{~dB}$ |  | 162 |  | dBFS $/ \sqrt{ } \mathrm{Hz}$ |
|  | LNA gain $=21.6 \mathrm{~dB}$ |  | 160 |  | dBFS $/ \sqrt{ } \mathrm{Hz}$ |



[^0]
## DIGITAL SPECIFICATIONS

$\mathrm{AVDD} 1=1.8 \mathrm{~V}, \mathrm{AVDD} 2=3.0 \mathrm{~V}, \mathrm{DVDD}=1.4 \mathrm{~V}, \mathrm{DRVDD}=1.8 \mathrm{~V}, 1.0 \mathrm{~V}$ internal ADC reference, full temperature range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$, unless otherwise noted.

Table 2.

| Parameter ${ }^{1}$ | Temperature | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```INPUTS (CLK+, CLK-,TX_TRIG+,TX_TRIG-) Logic Compliance Differential Input Voltage }\mp@subsup{}{}{2 Input Voltage Range Input Common-Mode Voltage Input Resistance (Differential) Input Capacitance``` | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0.2 \\ & \text { GND - } 0.2 \end{aligned}$ | CMOS/LVDS/LVPE $0.9$ <br> 15 <br> 4 | $\begin{aligned} & 3.6 \\ & \text { AVDD1 + } 0.2 \end{aligned}$ | $\begin{aligned} & \text { V p-p } \\ & \text { V } \\ & \text { V } \\ & k \Omega \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| INPUTS (MLO+, MLO-, RESET+, RESET-) <br> Logic Compliance <br> Differential Input Voltage ${ }^{2}$ <br> Input Voltage Range <br> Input Common-Mode Voltage <br> Input Resistance (Single-Ended) <br> Input Capacitance | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 0.250 \\ & \text { GND - } 0.2 \end{aligned}$ | LVDS/LVPECL AVDD2/2 $20$ <br> 1.5 | $\begin{aligned} & \text { AVDD2 } \times 2 \\ & \text { AVDD }+0.2 \end{aligned}$ | $\begin{aligned} & \text { V p-p } \\ & \text { V } \\ & V \\ & k \Omega \\ & \mathrm{pF} \end{aligned}$ |
| LOGIC INPUTS (PDWN, STBY, SCLK, SDIO, ADDRx) <br> Logic 1 Voltage <br> Logic 0 Voltage <br> Input Resistance <br> Input Capacitance | Full <br> Full <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ | 1.2 | 30 (26 for SDIO) <br> 2 (5 for SDIO) | $\begin{aligned} & \text { DRVDD }+0.3 \\ & 0.3 \end{aligned}$ | V <br> V <br> k $\Omega$ <br> pF |
| LOGIC INPUT (CSB) <br> Logic 1 Voltage Logic 0 Voltage Input Resistance Input Capacitance | Full <br> Full <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ | 1.2 | $26$ $2$ | $\begin{aligned} & \text { DRVDD + } 0.3 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| $\begin{aligned} & \hline{\text { LOGIC OUTPUT }(\mathrm{SDIO})^{3}}^{\text {Logic } 1 \text { Voltage }(\mathrm{loH}=800 \mu \mathrm{~A})} \\ & \text { Logic } 0 \text { Voltage }(\mathrm{loL}=50 \mu \mathrm{~A}) \\ & \hline \end{aligned}$ | Full Full |  | 1.79 | 0.05 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ```DIGITAL OUTPUTS (SERDOUTx+, SERDOUTx-) Logic Compliance Differential Output Voltage (Vod) Output Offset Voltage (Vos)``` | Full Full | $\begin{aligned} & 400 \\ & 0.75 \end{aligned}$ | $600 \text { CML }$ | $\begin{aligned} & 750 \\ & 1.05 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{~V} \end{aligned}$ |
| LOGIC OUTPUT (GPO0, GPO1, GPO2, GPO3) Logic 0 Voltage (loL $=50 \mu \mathrm{~A}$ ) | Full |  |  | 0.05 | V |
| DIGITAL INPUT (SYNCINB+, SYNCINB-) <br> Logic Compliance <br> Internal Bias <br> Differential Input Voltage Range <br> Input Voltage Range <br> Input Common-Mode Range <br> High Level Input Current <br> Low Level Input Current <br> Input Capacitance <br> Input Resistance | Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full <br> Full | 0.3 GND 0.9 -5 -5 12 | CMOS/LVDS 0.9 <br> 1 16 | 3.6 <br> DRVDD <br> 1.4 <br> +5 <br> $+5$ <br> 20 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \\ & \mathrm{k} \Omega \end{aligned}$ |


| Parameter ${ }^{1}$ | Temperature | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUT (SYSREF+, SYSREF-) |  | LVDS |  |  |  |
| Logic Compliance |  |  |  |  |  |
| Internal Common-Mode Bias | Full |  | 0.9 |  | V |
| Differential Input Voltage | Full | 0.3 |  | 3.6 | Vp-p |
| Input Voltage Range | Full | GND |  | DRVDD | V |
| Input Common-Mode Range | Full | 0.9 |  | 1.4 | V |
| High Level Input Current | Full | -5 |  | +5 | $\mu \mathrm{A}$ |
| Low Level Input Current | Full | -5 |  | +5 | $\mu \mathrm{A}$ |
| Input Capacitance | Full |  | 4 |  | pF |
| Input Resistance | Full | 8 | 10 | 12 | $\mathrm{k} \Omega$ |

[^1]
## SWITCHING SPECIFICATIONS

AVDD1 $=1.8 \mathrm{~V}, \mathrm{AVDD} 2=3.0 \mathrm{~V}, \mathrm{DVDD}=1.4 \mathrm{~V}, \mathrm{DRVDD}=1.8 \mathrm{~V}, 1.0 \mathrm{~V}$ internal ADC reference, $\mathrm{L}=2, \mathrm{M}=8, \mathrm{f}_{\text {sAmple }}=40 \mathrm{MHz}$, lane data rate $=3.2 \mathrm{Gbps}$, full temperature range $\left(0^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$, unless otherwise noted.

Table 3.

| Parameter ${ }^{1}$ | Temperature | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK ${ }^{2}$ |  |  |  |  |  |
| Clock Rate ( $\mathrm{f}_{\text {SAMPLE }}$ ) |  |  |  |  |  |
| 40 MSPS (Mode I) | Full | 20.5 |  | 40 | MHz |
| 65 MSPS (Mode II) | Full | 20.5 |  | 65 | MHz |
| 80 MSPS (Mode III) ${ }^{3}$ | Full | 20.5 |  | 80 | MHz |
| 125 MSPS (Mode IV) ${ }^{4}$ | Full | 20.5 |  | 125 | MHz |
| Clock Pulse Width High (ter) | Full |  | 3.75 |  | ns |
| Clock Pulse Width Low ( $\mathrm{t}_{\text {EL }}$ ) | Full |  | 3.75 |  | ns |
| CLOCK INPUT PARAMETERS |  |  |  |  |  |
| TX_TRIG $\pm$ to $\mathrm{CLK} \pm$ Setup Time ( $\mathrm{t}_{\text {sEtup }}$ ) | $25^{\circ} \mathrm{C}$ | 1 |  |  | ns |
| TX_TRIG $\pm$ to CLK $\pm$ Hold Time ( $\mathrm{t}_{\text {HoLD }}$ ) | $25^{\circ} \mathrm{C}$ | 1 |  |  | ns |
| DATA OUTPUT PARAMETERS |  |  |  |  |  |
| Data Output Period or Unit Interval (UI) | Full |  | $L /\left(20 \times M \times f_{\text {SAMPLE }}\right)$ |  | Seconds |
| Data Output Duty Cycle | $25^{\circ} \mathrm{C}$ |  | 50 |  | \% |
| Data Valid Time | $25^{\circ} \mathrm{C}$ |  | 0.76 |  | UI |
| PLL Lock Time ${ }^{5}$ | $25^{\circ} \mathrm{C}$ |  | 26 |  | $\mu s$ |
| Wake-Up Time (Standby) | $25^{\circ} \mathrm{C}$ |  | 2 |  | $\mu s$ |
|  |  |  |  |  |  |
| Device | $25^{\circ} \mathrm{C}$ |  | 375 |  | $\mu \mathrm{s}$ |
| JESD204B Link | $25^{\circ} \mathrm{C}$ |  | 250 |  | $\mu \mathrm{s}$ |
| SYNCINB $\pm$ Falling Edge to First K. 28 Characters | Full | 4 |  |  | Multiframes |
| Code Group Synchronization (CGS) Phase K. 28 Characters Duration | Full | 1 |  |  | Multiframe |
| Delay (Latency) | Full |  |  |  |  |
| ADC Pipeline | Full |  | 16 |  | Cycles |
| RF Decimator | Full |  | 11 |  | Cycles |
| Digital High-Pass Filter | Full |  | 100 |  | Cycles |
| TX_TRIG $\pm$ to Start Code (Mode I/Mode II/Mode III/ <br> Mode IV) |  |  |  |  |  |
| Four-Lane Mode | Full |  | 31/42/30/36 |  | Cycles |
| Two-Lane Mode | Full |  | 31/33/30/30 |  | Cycles |
| Data Rate per Lane | $25^{\circ} \mathrm{C}$ |  |  | 5.0 | Gbps |
| Uncorrelated Bounded High Probability (UBHP) Jitter | $25^{\circ} \mathrm{C}$ |  | 11 |  | ps |
| Random Jitter at 2.5 Gbps Data Rate | $25^{\circ} \mathrm{C}$ |  | 80 |  | ps rms |
| Random Jitter at 5 Gbps Data Rate | $25^{\circ} \mathrm{C}$ |  | 46 |  | ps rms |
| Output Rise/Fall Time | $25^{\circ} \mathrm{C}$ |  | 64 |  | ps |
| TERMINATION CHARACTERISTICS |  |  |  |  |  |
| Differential Termination Resistance | Full |  | 100 |  | $\Omega$ |
| APERTURE |  |  |  |  |  |
| Aperture Uncertainty (Jitter) | $25^{\circ} \mathrm{C}$ |  | <1 |  | ps rms |


| Parameter ${ }^{1}$ | Temperature | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LO GENERATION |  |  |  |  |  |
| MLO $\pm$ Frequency |  |  |  |  |  |
| 4LO Mode | Full | 4 |  | 40 | MHz |
| 8LO Mode | Full | 8 |  | 80 | MHz |
| 16LO Mode | Full | 16 |  | 160 | MHz |
| RESET $\pm$ to MLO $\pm$ Setup Time ( $\mathrm{t}_{\text {setup }}$ ) | Full | 1 | $\mathrm{t}_{\text {MLO/2 }}$ |  | ns |
| RESET $\pm$ to MLO $\pm$ Hold Time (tholо) | Full | 1 | $\mathrm{t}_{\mathrm{MLO}} / 2$ |  | ns |

${ }^{1}$ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed.
${ }^{2}$ Can be adjusted via the SPI.
${ }^{3}$ Mode III must have the RF decimator enabled.
${ }^{4}$ Mode IV must have the RF decimator enabled.
${ }^{5}$ PLL lock time from 0 Hz to 40 MHz frequency change.
${ }^{6}$ Wake-up time is defined as the time required to return to normal operation from power-down mode.

## CLK $\pm$, TX_TRIG $\pm$ Synchronization Timing Diagram



Figure 2. $T X$ _TRIG $\pm$ to $C L K \pm$ Input Timing

## CW Timing Diagram



Figure 3. CW Doppler Mode Input MLO $\pm$, Continuous Synchronous RESET $\pm$ Timing, Sampled on the Falling MLO $\pm$ Edge, $4 L O$ Mode


Figure 4. CW Doppler Mode Input MLO $\pm$, Continuous Synchronous RESET $\pm$ Timing, Sampled on the Falling MLO $\pm$ Edge, $8 L O$ Mode

## Data Sheet



Figure 5. CW Doppler Mode Input MLO $\pm$, Pulse Synchronous RESET $\pm$ Timing, 4LO/8LO/16LO Mode


Figure 6. CW Doppler Mode Input MLO $\pm$, Pulse Asynchronous RESET $\pm$ Timing, 4LO/8LO/16LO Mode

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :---: | :---: |
| AVDD1 to GND | -0.3 V to +2.0 V |
| AVDD2 to GND | -0.3 V to +3.9 V |
| DVDD to GND | -0.3 V to +2.0 V |
| DRVDD to GND | -0.3 V to +2.0 V |
| GND to GND | -0.3 V to +0.3 V |
| AVDD2 to AVDD1 | -2.0 V to +3.9 V |
| AVDD1 to DRVDD | -2.0 V to +2.0 V |
| AVDD2 to DRVDD | -2.0 V to +3.9 V |
| SERDOUTx+, SERDOUTx-, SDIO, PDWN, STBY, SCLK, CSB, ADDRx to GND | -0.3 V to DRVDD +0.3 V |
| LI-x, LO-x, LOSW-x, CWI-, CWI+, CWQ-, CWQ+, GAIN+, GAIN-, RESET+, RESET-, MLO+, MLO-, GPO0, GPO1, GPO2, GPO3 to GND | -0.3 V to AVDD2 +0.3 V |
| CLK+, CLK-,TX_TRIG+,TX_TRIG-, VREF to GND | -0.3 V to AVDD1 + 0.3V |
| Operating Temperature Range (Ambient) | $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Storage Temperature Range (Ambient) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL IMPEDANCE

Table 5.

| Symbol | Description | Value $^{1}$ | Unit |
| :--- | :--- | :--- | :--- |
| $\theta_{\mathrm{JA}}$ | Junction-to-ambient thermal <br> resistance, $0.0 \mathrm{~m} / \mathrm{sec}$ air flow per <br> JEDEC JESD51-2 (still air) | 22.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J B}$ | Junction-to-board thermal <br> characterization parameter, $0 \mathrm{~m} / \mathrm{sec}$ <br> air flow per JEDEC JESD51-8 (still air) | 9.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J T}$ | Junction-to-top-of-package <br> characterization parameter, $0 \mathrm{~m} / \mathrm{sec}$ <br> air flow per JEDEC JESD51-2 (still air) | 0.12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Results are from simulations. Printed circuit board (PCB) is JEDEC multilayer. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine if they are similar to those assumed in these calculations.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | LI-E | LI-F | LI-G | LI-H | VREF | RBIAS | GAIN+ | GAIN- | LI-A | LI-B | LI-C | LI-D |
| B | LG-E | LG-F | LG-G | LG-H | GND | GND | CLNA | GND | LG-A | LG-B | LG-C | LG-D |
| c | LO-E | LO-F | LO-G | LO-H | GND | GND | GND | GND | LO-A | LO-B | LO-C | LO-D |
| D | LOSW-E | LOSW-F | LOSW-G | LOSW-H | GND | GND | GND | GND | LOSW-A | LOSW-B | Losw-c | LOSW-D |
| E | GND | AVDD2 | AVDD2 | AVDD2 | GND | GND | GND | GND | AVDD2 | AVDD2 | AVDD2 | GND |
| F | AVDD1 | GND | AVDD1 | GND | AVDD1 | GND | GND | AVDD1 | GND | AVDD1 | GND | AVDD1 |
| G | GND | AVDD1 | GND | DVDD | GND | GND | GND | GND | AVDD1 | GND | DVDD | GND |
| H | CLK- | TX_TRIG- | GND | GND | GND | GND | ADDR4 | ADDR3 | ADDR2 | ADDR1 | ADDR0 | CSB |
| J | CLK+ | TX_TRIG+ | CWQ+ | GND | CWI+ | AVDD2 | MLO+ | RESET- | GPO3 | GPO1 | PDWN | SDIO |
| K | GND | GND | CWQ- | GND | CWI- | AVDD2 | MLO- | RESET+ | GPO2 | GPOO | STBY | SCLK |
| L | DRVDD | NIC | NIC | SYNCINB+ | SERDout4+ | SERDout3+ | SERDOUT2+ | serdout1+ | SYSREF+ | NIC | NIC | DRVDD |
| M | GND | NIC | NIC | SYNCINB- | serdouta- | SERDOUT3- | serdout2- | serdout1- | SYSREF- | NIC | NIC | GND |

NIC $=$ NOT INTERNALLY CONNECTED.
Figure 7. Pin Configuration


Figure 8. CSP_BGA Pin Location

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| B5, B6, B8, C5, C6, C7, C8, D5, D6, D7, D8, E1, E5, E6, E7, E8, E12, F2, F4, F6, F7, F9, F11, G1, G3, G5, G6, G7, G8, G10, G12, H3, H4, H5, H6, J4, K1, K2, K4, M1, M12 | GND | Ground. These pins are tied to a quiet analog ground. |
| F1, F3, F5, F8, F10, F12, G2, G9 | AVDD1 | 1.8V Analog Supply. |
| G4, G11 | DVDD | 1.4 V Digital Supply. |
| E2, E3, E4, E9, E10, E11, J6, K6 | AVDD2 | 3.0 V Analog Supply. |
| B7 | CLNA | LNA External Capacitor. |
| L1, L12 | DRVDD | 1.8V Digital Output Driver Supply. |
| C1 | LO-E | LNA Analog Inverted Output for Channel E. |
| D1 | LOSW-E | LNA Analog Switched Output for Channel E. |
| A1 | LI-E | LNA Analog Input for Channel E. |
| B1 | LG-E | LNA Ground for Channel E. |
| C2 | LO-F | LNA Analog Inverted Output for Channel F. |
| D2 | LOSW-F | LNA Analog Switched Output for Channel F. |
| A2 | LI-F | LNA Analog Input for Channel F. |
| B2 | LG-F | LNA Ground for Channel F. |
| C3 | LO-G | LNA Analog Inverted Output for Channel G. |
| D3 | LOSW-G | LNA Analog Switched Output for Channel G. |
| A3 | LI-G | LNA Analog Input for Channel G. |
| B3 | LG-G | LNA Ground for Channel G. |
| C4 | LO-H | LNA Analog Inverted Output for Channel H. |
| D4 | LOSW-H | LNA Analog Switched Output for Channel H. |
| A4 | LI-H | LNA Analog Input for Channel H. |
| B4 | LG-H | LNA Ground for Channel H. |
| H1 | CLK- | Clock Input Complement. |
| J1 | CLK+ | Clock Input True. |
| H2 | TX_TRIG- | Transmit Trigger Complement. |
| J2 | TX_TRIG+ | Transmit Trigger True. |
| H11 | ADDR0 | Chip Address Bit 0. |
| H10 | ADDR1 | Chip Address Bit 1. |
| H9 | ADDR2 | Chip Address Bit 2. |
| H8 | ADDR3 | Chip Address Bit 3. |
| H7 | ADDR4 | Chip Address Bit 4. |
| L2, M2, L3, M3, L10, M10, L11, M11 | NIC | Not Internally Connected. These pins are not connected internally. Allow the NIC pins to float, or connect them to ground. Avoid routing high speed signals through these pins because noise coupling may result. |
| L4 | SYNCINB+ | Active Low JESD204B LVDS SYNC Input-True. |
| M4 | SYNCINB- | Active Low JESD204B LVDS SYNC Input-Complement. |
| M5 | SERDOUT4- | Serial Lane 4 CML Output Data-Complement. |
| L5 | SERDOUT4+ | Serial Lane 4 CML Output Data-True. |
| M6 | SERDOUT3- | Serial Lane 3 CML Output Data-Complement. |
| L6 | SERDOUT3+ | Serial Lane 3 CML Output Data-True. |
| M7 | SERDOUT2- | Serial Lane 2 CML Output Data-Complement. |
| L7 | SERDOUT2+ | Serial Lane 2 CML Output Data-True. |
| M8 | SERDOUT1- | Serial Lane 1 CML Output Data-Complement. |
| L8 | SERDOUT1+ | Serial Lane 1 CML Output Data-True. |
| M9 | SYSREF- | Active Low JESD204B LVDS System Reference (SYSREF) Input-Complement. |
| L9 | SYSREF+ | Active Low JESD204B LVDS SYSREF Input-True. |
| K11 | STBY | Standby Power-Down. |
| J11 | PDWN | Full Power-Down. |
| K12 | SCLK | Serial Clock. |
| J12 | SDIO | Serial Data Input/Output. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| H12 | CSB | Chip Select Bar. |
| B9 | LG-A | LNA Ground for Channel A. |
| A9 | LI-A | LNA Analog Input for Channel A. |
| D9 | LOSW-A | LNA Analog Switched Output for Channel A. |
| C9 | LO-A | LNA Analog Inverted Output for Channel A. |
| B10 | LG-B | LNA Ground for Channel B. |
| A10 | LI-B | LNA Analog Input for Channel B. |
| D10 | LOSW-B | LNA Analog Switched Output for Channel B. |
| C10 | LO-B | LNA Analog Inverted Output for Channel B. |
| B11 | LG-C | LNA Ground for Channel C. |
| A11 | LI-C | LNA Analog Input for Channel C. |
| D11 | LOSW-C | LNA Analog Switched Output for Channel C. |
| C11 | LO-C | LNA Analog Inverted Output for Channel C. |
| B12 | LG-D | LNA Ground for Channel D. |
| A12 | LI-D | LNA Analog Input for Channel D. |
| D12 | LOSW-D | LNA Analog Switched Output for Channel D. |
| C12 | LO-D | LNA Analog Inverted Output for Channel D. |
| K10 | GPO0 | General-Purpose Open-Drain Output 0. |
| J10 | GPO1 | General-Purpose Open-Drain Output 1. |
| K9 | GPO2 | General-Purpose Open-Drain Output 2. |
| J9 | GPO3 | General-Purpose Open-Drain Output 3. |
| J8 | RESET- | Synchronizing Input for LO Divide by M Counter Complement. |
| K8 | RESET+ | Synchronizing Input for LO Divide by M Counter True. |
| K7 | MLO- | CW Doppler Multiple Local Oscillator Input Complement. |
| J7 | MLO+ | CW Doppler Multiple Local Oscillator Input True. |
| A8 | GAIN- | Gain Control Voltage Input Complement. |
| A7 | GAIN+ | Gain Control Voltage Input True. |
| A6 | RBIAS | External Resistor to Set the Internal ADC Core Bias Current. |
| A5 | VREF | Voltage Reference Input/Output. |
| K5 | CWI- | CW Doppler I Output Complement. |
| J5 | CWI+ | CW Doppler I Output True. |
| K3 | CWQ- | CW Doppler Q Output Complement. |
| J3 | CWQ+ | CW Doppler Q Output True. |

## TYPICAL PERFORMANCE CHARACTERISTICS

## TGC MODE

Mode $\mathrm{I}=\mathrm{f}_{\text {SAMPLE }}=40 \mathrm{MSPS}, \mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$, low bandwidth mode, $\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{FB}}=\infty$ (unterminated), LNA gain $=21.6 \mathrm{~dB}$, LNA bias $=$ midhigh, PGA gain $=27 \mathrm{~dB}, \mathrm{~V}_{\text {GAIN }}(\mathrm{V})=(\mathrm{GAIN}+)-(\mathrm{GAIN}-)=1.6 \mathrm{~V}$, AAF LPF cutoff $=\mathrm{f}_{\text {SAMPLE }} / 3, \mathrm{HPF}$ cutoff $=\mathrm{LPF}$ cutoff $/ 12.00$ (default), RF decimator bypassed, digital high-pass filter bypassed, unless otherwise noted.


Figure 9. Gain Error vs. VGAIN


Figure 10. Gain Error Histogram, $V_{G A I N}=-1.28 \mathrm{~V}$


Figure 11. Gain Error Histogram, $V_{G A I N}=0 \mathrm{~V}$


Figure 12. Gain Error Histogram, $V_{G A I N}=1.28 \mathrm{~V}$


Figure 13. Gain Matching Histogram, $V_{G A I N}=-1.2 \mathrm{~V}$


Figure 14. Gain Matching Histogram, $V_{\text {GAIN }}=1.2 \mathrm{~V}$


Figure 15. Short-Circuit, Input Referred Noise vs. Frequency


Figure 16. Short-Circuit, Output Referred Noise vs. Channel Gain, LNA Gain $=21.6 \mathrm{~dB}$, PGA Gain $=21 \mathrm{~dB}, V_{\text {GAIN }}=1.6 \mathrm{~V}$


Figure 17. SNR vs. Channel Gain and PGA Gain, $A_{\text {out }}=-1.0 \mathrm{dBFS}$


Figure 18. SNR vs. Channel Gain and LNA Gain, Aout $=-1.0 \mathrm{dBFS}$


Figure 19. SNR vs. Channel Gain and PGA Gain, $A_{I N}=-45 \mathrm{dBm}$


Figure 20. Antialiasing Filter (AAF) Pass-Band Response, LPF Cutoff $=1 \times(1 / 3) \times f_{\text {SAMPLE }}, H P F=1 / 12 \times$ LPF Cutoff


Figure 21. Second-Order and Third-Order Harmonic Distortion vs. Input Frequency


Figure 22. Second-Order Harmonic Distortion vs. Channel Gain, $A_{\text {out }}=-1.0 \mathrm{dBFS}$


Figure 23. Third-Order Harmonic Distortion vs. Channel Gain, Aout $=-1.0 \mathrm{dBFS}$


Figure 24. Second-Order Harmonic Distortion vs. ADC Output Level ( $A_{\text {out }}$ )


Figure 25. Third-Order Harmonic Distortion vs. ADC Output Level (Aout)


Figure 26. TGC Path Phase Noise, $L N A$ Gain $=21.6 d B, P G A$ Gain $=27 d B, V_{G A I N}=0 V$


Figure 27. LNA Input Impedance Magnitude and Phase, Unterminated


Figure 28. IMD3 vs. Channel Gain


Figure 29. IMD3 vs. ADC Output Level


Figure 30. Noise Figure vs. Frequency
$R_{S}=R_{I N}=100 \Omega, L N A$ Gain $=17.9 \mathrm{~dB}, P G A$ Gain $=30 \mathrm{~dB}, V_{\text {GAIN }}=1.6 \mathrm{~V}$

## CW DOPPLER MODE

$\mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=20 \mathrm{MHz}, 4 \mathrm{LO}$ mode, $\mathrm{R}_{\mathrm{s}}=50 \Omega$, LNA gain $=21.6 \mathrm{~dB}$, LNA bias $=$ midhigh, all CW channels enabled, phase rotation $=0^{\circ}$.


Figure 31. Noise Figure vs. Baseband Frequency


Figure 32. Output Referred SNR vs. Baseband Frequency

## THEORY OF OPERATION



Figure 33. Simplified Block Diagram of a Single Channel

Each channel of the AD9675 contains both a TGC signal path and a CW Doppler signal path. Common to both signal paths, the LNA provides four user adjustable input impedance termination options for matching different probe impedances. The CW Doppler path includes an I/Q demodulator with programmable phase rotation needed for analog beamforming. The TGC path includes a differential $\mathrm{X}-\mathrm{AMP}^{\circ}$ VGA, an antialiasing filter, an ADC, and a digital RF decimation by 2 and high-pass filter. Figure 33 shows a simplified block diagram with external components.

## TGC OPERATION

The system gain is distributed as listed in Table 7.
Table 7. Channel Analog Gain Distribution

| Section | Nominal Gain (dB) |
| :--- | :--- |
| LNA | $15.6 / 17.9 / 21.6$ (LNA |
| Attenuator | -45 to $0\left(\right.$ VGA $\left._{\text {ATT }}\right)$ |
| VGA Amplifier | $21 / 24 / 27 / 30$ (PGAGAII) |
| Filter | 0 |
| ADC | 0 |

Each LNA output is dc-coupled to a VGA input. The VGA consists of an attenuator with a range of -45 dB to 0 dB followed by an amplifier with a selectable gain of $21 \mathrm{~dB}, 24 \mathrm{~dB}$, 27 dB , or 30 dB . The X-AMP gain interpolation technique results in low gain error and uniform bandwidth, and differential signal paths minimize distortion.

The linear in dB gain (law conformance) range of the TGC path is 45 dB . The slope of the gain control interface is $14 \mathrm{~dB} / \mathrm{V}$, and the gain control range is -1.6 V to +1.6 V . Equation 1 is the expression for the differential voltage, $\mathrm{V}_{\mathrm{GAIN}}$, at the gain control interface. Equation 2 is the expression for the VGA attenuation, $\mathrm{VGA}_{\text {att }}$, as a function of $\mathrm{V}_{\text {Gain }}$.

$$
\begin{align*}
& V_{G A I N}(\mathrm{~V})=(G A I N+)-(G A I N-)  \tag{1}\\
& V G A_{A T T}(\mathrm{~dB})=-14(\mathrm{~dB} / \mathrm{V}) \times\left(1.6-V_{G A I N}\right) \tag{2}
\end{align*}
$$

Then, calculate the total channel gain as in Equation 3.

$$
\begin{equation*}
\text { Channel Gain }(\mathrm{dB})=L N A_{G A I N}+V G A_{A T T}+P G A_{G A I N} \tag{3}
\end{equation*}
$$

In its default condition, the LNA has a gain of $21.6 \mathrm{~dB}(12 \times)$, and the VGA postamp gain is 24 dB . If the voltage on the GAIN+ pin is 0 V and the voltage on the GAIN- pin is 1.6 V ( 44.8 dB attenuation), the total gain of the channel is 0.8 dB if the LNA input is unmatched. The channel gain is -5.2 dB if the LNA is matched to $50 \Omega\left(\mathrm{R}_{F B}=300 \Omega\right)$. However, if the voltage on the GAIN+ pin is 1.6 V and the voltage on the GAIN- pin is 0 V ( 0 dB attenuation), $\mathrm{VGA}_{\text {ATT }}$ is 0 dB . This results in a total gain of 45.6 dB through the TGC path if the LNA input is unmatched, or in a total gain of 39.6 dB if the LNA input is matched. Similarly, if the LNA input is unmatched and has a gain of $21.6 \mathrm{~dB}(12 \times)$, and the VGA postamp gain is 30 dB , the channel gain is approximately 52 dB with $0 \mathrm{~dB} \mathrm{VGA}_{\text {att }}$.
In addition to the analog VGA attenuation described in Equation 2, the attenuation level can be digitally controlled in 3.5 dB increments. Equation 3 is still valid, and the value of $\mathrm{VGA}_{\text {ATt }}$ is equal to the attenuation level set in Address 0x011, Bits[7:4].

## Low Noise Amplifier (LNA)

Good system sensitivity relies on a proprietary ultralow noise LNA at the beginning of the signal chain, which minimizes the noise contribution in the following VGA. Active impedance control optimizes noise performance for applications that benefit from input impedance matching.

The LNA input, LI-x, is capacitively coupled to the source. An on-chip bias generator establishes dc input bias voltages of approximately 2.2 V and centers the output common-mode levels at 1.5 V (AVDD2 divided by 2 ). A capacitor, $\mathrm{C}_{\mathrm{LG}}$, of the same value as the input coupling capacitor, $\mathrm{C}_{\mathrm{s}}$, is connected from the LG-x pin to ground.
The LNA supports three gains, $21.6 \mathrm{~dB}, 17.9 \mathrm{~dB}$, or 15.6 dB , set through the SPI. Overload protection ensures quick recovery time from large input voltages.
Low value feedback resistors and the current driving capability of the output stage allow the LNA to achieve a low input referred noise voltage of $0.78 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ (at a gain of 21.6 dB ).

On-chip resistor matching results in precise single-ended gains, which are critical for accurate impedance control. The use of a fully differential topology and negative feedback minimizes distortion. Low second-order harmonic distortion is particularly important in harmonic ultrasound imaging applications.

## Active Impedance Matching

The LNA consists of a single-ended voltage gain amplifier with differential outputs and the negative output externally available on two output pins (LO-x and LOSW-x) that are controlled via internal switches. This configuration allows active input impedance synthesis of 3 different impedance values (and unterminated value) via connecting up to two external resistances in parallel and controlling the internal switch states via SPI. This well known technique is used for interfacing multiple probe impedances to a single system. For example, with a fixed gain of $8 \times(17.9 \mathrm{~dB})$, an active input termination is synthesized by connecting a feedback resistor between the negative output pin, LO-x, and the positive input pin, LI-x. The input resistance calculation is shown in Equation 4.

$$
\begin{equation*}
R_{I N}=\frac{\left(R_{F B 1}+20 \Omega\right) \|\left(R_{F B 2}+20 \Omega\right)+30 \Omega}{(1+A / 2)} \tag{4}
\end{equation*}
$$

where:
$R_{F B 1}$ and $R_{F B 2}$ are the external feedback resistors.
$20 \Omega$ is the internal switch on resistance.
$30 \Omega$ is an internal series resistance common to the two internal switches.
$A / 2$ is the single-ended gain or the gain from the LI-x inputs to the LO-x outputs.
$\mathrm{R}_{\mathrm{FB}}$ can be equal to $\mathrm{R}_{\mathrm{FB} 1}, \mathrm{R}_{\mathrm{FB} 2}$, or $\left(\mathrm{R}_{\mathrm{FB} 1}+20\right) \|\left(\mathrm{R}_{\mathrm{FB} 2}+20\right)$ depending on the connection status of the internal switches.
Because the amplifier has a gain of $8 \times$ from its input to its differential output, it is important to note that the gain, $\mathrm{A} / 2$, is the gain from Pin LI-x to Pin LO-x and that it is 6 dB less than the gain of the amplifier, or $12.1 \mathrm{~dB}(4 \times)$. The input resistance is reduced by an internal bias resistor of $6 \mathrm{k} \Omega$ in parallel with the source resistance connected to pin LI-x, with Pin LG-x ac grounded. Use, the more accurate, Equation 5 to calculate the required $R_{\text {FB }}$ for a desired $R_{I N}$, even for higher values of $R_{I N}$.

$$
\begin{equation*}
R_{I N}=\frac{\left(R_{F B I}+20 \Omega\right) \|\left(R_{F B 2}+20 \Omega\right)+30 \Omega}{(1+A / 2)} \| 6 \mathrm{k} \Omega \tag{5}
\end{equation*}
$$

For example, to set $\mathrm{R}_{\mathrm{IN}}$ to $200 \Omega$ with a single-ended LNA gain of $12.1 \mathrm{~dB}(4 \times)$, the value of $\mathrm{R}_{\text {fB1 }}$ from Equation 4 must be $950 \Omega$, while the switch for $R^{\mathrm{FB} 2}$ is open. If the more accurate equation (Equation 5) is used to calculate $\mathrm{R}_{\text {IN }}$, the value is then $194 \Omega$ instead of $200 \Omega$, resulting in a gain error of less than 0.27 dB . Some factors, such as the presence of a dynamic source resistance, may influence the absolute gain accuracy more significantly. At higher frequencies, the input capacitance of the LNA must be considered. The user must determine the level of matching accuracy and adjust $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ accordingly.
$\mathrm{R}_{\mathrm{FB}}$ is the resulting impedance of the $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ combination (see Figure 33). Use Register 0x02C in the SPI memory to program the AD9675 for four impedance matching options: three active terminations and unterminated. Table 8 shows an example of how to select $\mathrm{R}_{\mathrm{FB} 1}$ and $\mathrm{R}_{\mathrm{FB} 2}$ for $66 \Omega, 100 \Omega$, and $200 \Omega$ input impedance for LNA gain $=21.6 \mathrm{~dB}(12 \times)$.
Table 8. Active Termination Example for LNA Gain $=21.6 \mathrm{~dB}$, $\mathrm{R}_{\mathrm{FB} 1}=650 \Omega, \mathrm{R}_{\mathrm{FB} 2}=1350 \Omega$

| Addr 0x02C Value | Rs ( $\mathbf{\Omega}$ ) | LO-x Switch | LOSW-x <br> Switch | $\mathrm{R}_{\mathrm{FB}}(\mathbf{\Omega})$ | $\begin{aligned} & \hline \mathrm{RiN}_{\mathrm{N}}(\Omega) \\ & \text { (Eq. } 4) \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 (default) | 100 | On | Off | $\mathrm{R}_{\text {FB1 }}$ | 100 |
| 01 | 50 | On | On | $\mathrm{R}_{\text {FB1 }} \mid$ \| $\mathrm{R}_{\text {FB2 }}$ | 69 |
| 10 | 200 | Off | On | Rfb2 | 200 |
| 11 | N/A ${ }^{1}$ | Off | Off | $\infty$ | $\infty$ |

${ }^{1}$ N/A means not applicable.
The bandwidth (BW) of the LNA is greater than 80 MHz . Ultimately, the BW of the LNA limits the accuracy of the synthesized $\mathrm{R}_{\text {IN }}$. For $\mathrm{R}_{\text {IN }}=$ Rs up to about $200 \Omega$, the best match is between 100 kHz and 10 MHz , where the lower frequency limit is determined by the size of the ac coupling capacitors, and the upper limit is determined by the LNA BW. Furthermore, the input capacitance and $\mathrm{R}_{s}$ limit the BW at higher frequencies. Figure 34 shows $\mathrm{R}_{\mathrm{IN}}$ vs. frequency for various values of $\mathrm{R}_{\mathrm{FB}}$.


Figure 34. RIN vs. Frequency for Various Values of R FB (Effects of $R_{S H}$ and $C_{S H}$ Are Also Shown)

However, for larger $\mathrm{R}_{\mathrm{IN}}$ values, parasitic capacitance starts rolling off the signal BW before the LNA can produce peaking. $\mathrm{C}_{\text {SH }}$ further degrades the match; therefore, do not use $\mathrm{C}_{\text {SH }}$ for values of $\mathrm{R}_{\mathrm{IN}}$ that are greater than $100 \Omega$. Table 9 lists the recommended values for $\mathrm{R}_{\mathrm{FB}}$ and $\mathrm{C}_{S H}$ in terms of $\mathrm{R}_{\mathrm{IN}}$. $\mathrm{C}_{\mathrm{FB}}$ is needed in series with R RB because the dc levels at Pin LO-x and Pin LI-x are unequal.

Table 9. Active Termination External Component Values

| LNA Gain (dB) | RiN $^{(\Omega)}$ | $\mathbf{R}_{\text {FB }}(\mathbf{\Omega})$ | Minimum $\mathbf{C}_{\text {SH }}(\mathbf{p F})$ |
| :--- | :--- | :--- | :--- |
| 15.6 | 50 | 150 | 90 |
| 17.9 | 50 | 200 | 70 |
| 21.6 | 50 | 300 | 50 |
| 15.6 | 100 | 350 | 30 |
| 17.9 | 100 | 450 | 20 |
| 21.6 | 100 | 650 | 10 |
| 15.6 | 200 | 750 | Not applicable |
| 17.9 | 200 | 950 | Not applicable |
| 21.6 | 200 | 1350 | Not applicable |

## LNA Noise

The short-circuit noise voltage (input referred noise) is an important limit on system performance. The short-circuit noise voltage for the LNA is $0.78 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ at a gain of 21.6 dB , including the VGA noise at a VGA postamp gain of 27 dB . These measurements, which were taken without a feedback resistor, provide the basis for calculating the input noise and noise figure (NF) performance.
Figure 35 and Figure 36 are simulations of noise figure vs. Rs results with different input configurations and an input referred noise voltage of $2.5 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ for the VGA. Unterminated $\left(\mathrm{R}_{\mathrm{FB}}=\infty\right)$ operation exhibits the lowest equivalent input noise and noise figure. Figure 36 shows the noise figure vs. source resistance rising at low Rs, where the LNA voltage noise is large compared with the source noise, and at high Rs due to the noise contribution from $R_{\text {fb. }}$. The lowest NF is achieved when $\mathrm{R}_{\mathrm{s}}$ matches $\mathrm{R}_{\mathrm{IN}}$.

Figure 35 shows the relative noise figure performance. With an LNA gain of 21.6 dB , the input impedance is swept with $\mathrm{R}_{\mathrm{s}}$ to preserve the match at each point. The noise figures for a source impedance of $50 \Omega$ are $7 \mathrm{~dB}, 4 \mathrm{~dB}$, and 2.5 dB for the shunt termination, active termination, and unterminated configurations, respectively. The noise figures for $200 \Omega$ are $4.5 \mathrm{~dB}, 1.7 \mathrm{~dB}$, and 1 dB , respectively.


Figure 35. Noise Figure vs. Rs for Shunt Termination, Active Termination Matched and Unterminated Inputs, $V_{\text {GAIN }}=1.6 \mathrm{~V}$

Figure 36 shows the noise figure as it relates to $\mathrm{R}_{\mathrm{s}}$ for various values of $\mathrm{R}_{\mathrm{IN}}$, which is helpful for design purposes.


Figure 36. Noise Figure vs. Rs for Various Fixed Values of $R_{N_{N}}$, Active Termination Matched Inputs, $V_{G A I N}=1.6 \mathrm{~V}$

## CLNA Connection

CLNA (Pin B7) must have a 1 nF capacitor attached to AVDD2.

## DC Offset Correction/High-Pass Filter

The AD9675 LNA architecture corrects for dc offset voltages that can develop on the external $C_{S}$ capacitor due to leakage of the transmit (Tx)/receive ( Rx ) switch during ultrasound transmit cycles. The dc offset correction, as shown in Figure 37, provides a feedback mechanism to the LG-x input of the LNA to correct for this dc voltage.


Figure 37. Simplified LNA Input Configuration
The feedback acts as high-pass filter providing dynamic correction of the dc offset. The cutoff frequency of the highpass filter response is dependent on the value of the $C_{L G}$ capacitor, the gain of the LNA (LNAGAin) and the $\mathrm{g}_{\mathrm{m}}$ of the feedback transconductance amplifier. The $g_{m}$ value is programmed in Register 0x120, Bits[4:3]. Ensure that Cs is equal to $C_{L G}$ for proper operation.

Table 10. High-Pass Filter Cutoff Frequency, $\mathrm{f}_{\mathrm{HP}}$, for $\mathrm{C}_{\mathrm{LG}}=10 \mathrm{nF}$

| Address <br> 0x120[4:3] | $\mathbf{g}_{\boldsymbol{m}}$ | LNA <br> $\mathbf{1 5 . 6} \mathbf{~ d B}$ | LNA <br> $\mathbf{1 7 . 9} \mathbf{d B}$ | LNAGAIN <br> $\mathbf{2 1 . 6 ~ d B}$ |
| :--- | :--- | :--- | :--- | :--- |
| 00 (default) | 0.5 mS | 41 kHz | 55 kHz | 83 kHz |
| 01 | 1.0 mS | 83 kHz | 110 kHz | 167 kHz |
| 10 | 1.5 mS | 133 kHz | 178 kHz | 267 kHz |
| 11 | 2.0 mS | 167 kHz | 220 kHz | 330 kHz |

For other values of $\mathrm{C}_{\mathrm{LG}}$, determine the high-pass filter cutoff frequency by scaling the values from Table 10 or calculating based on $\mathrm{C}_{\mathrm{LG}}, \mathrm{LNA}_{\mathrm{GAI}}$, and $\mathrm{g}_{\mathrm{m}}$, as shown in Equation 6.

$$
\begin{equation*}
f_{H P}\left(C_{L G}\right)=\frac{1}{2 \times \pi} \times L N A_{G A I N} \times \frac{g_{m}}{C_{L G}}=f_{H P} \times \frac{10 \mathrm{nF}}{C_{L G}} \tag{6}
\end{equation*}
$$

where $f_{H P}$ is the high-pass filter cutoff frequency (see Table 10).

## Variable Gain Amplifier (VGA)

The differential X-AMP VGA provides precise input attenuation and interpolation. It has a low input referred noise of $2.5 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ and excellent gain linearity. The VGA is driven by a fully differential input signal from the LNA. The X-AMP architecture produces a linear-in- dB gain law conformance and low distortion levels-deviating only $\pm 0.5 \mathrm{~dB}$ or less from the ideal. The gain slope is monotonic with respect to the control voltage and is stable with variations in process, temperature, and supply. The resulting total gain range is 45 dB , which allows range loss at the endpoints.
The X-AMP inputs are part of a PGA that completes the VGA. The PGA in the VGA can be programmed to a gain of 21 dB , $24 \mathrm{~dB}, 27 \mathrm{~dB}$, or 30 dB , allowing for optimization of channel gain for different imaging modes in the ultrasound system. The VGA bandwidth is greater than 100 MHz . The input stage ensures excellent frequency response uniformity across the gain setting. For TGC mode, this minimizes time delay variation across the gain range.

## Gain Control

The analog gain control interface, GAIN $\pm$, is a differential input. $V_{\text {Gain }}$ varies the gain of all VGAs through the interpolator by selecting the appropriate input stages connected to the input attenuator. The nominal $V_{\text {gain }}$ range is $14 \mathrm{~dB} / \mathrm{V}$ from -1.6 V to +1.6 V , with the best gain linearity from approximately -1.44 V to +1.44 V , where the error is typically less than $\pm 0.5 \mathrm{~dB}$. For $\mathrm{V}_{\text {Gain }}$ voltages of greater than 1.44 V and less than -1.44 V , the error increases. The value of GAIN $\pm$ can exceed the supply voltage by 1 V without gain foldover.
Gain control response time is less than 750 ns to settle within $10 \%$ of the final value for a change from minimum to maximum gain.

The differential input pins, GAIN+ and GAIN-, can interface to an amplifier, as shown in Figure 38. Decouple and drive the GAIN+ and GAIN- pins to accommodate a 3.2 V full-scale input.


Figure 38. Differential GAIN $\pm$ Pin Configuration
Use Address 0x011, Bits[7:4], to disable the analog gain control and to control the attenuator digitally. The control range is 45 dB and the step size is 3.5 dB .

## VGA Noise

In a typical application, a VGA compresses a wide dynamic range input signal to within the input span of an ADC. The input referred noise of the LNA limits the minimum resolvable input signal, whereas the output referred noise, which depends primarily on the VGA, limits the maximum instantaneous dynamic range that can be processed at any one particular gain control voltage. This latter limit is set in accordance with the total noise floor of the ADC.
The output referred noise is a flat $40 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ (postamp gain $=$ 24 dB ) over most of the gain range because it is dominated by the fixed output referred noise of the VGA. At the high end of the gain control range, the noise of the LNA and the source prevail. The input referred noise reaches its minimum value near the maximum gain control voltage, where the input referred contribution of the VGA is miniscule.

At lower gains, the input referred noise and, therefore, the noise figure increase as the gain decreases. The instantaneous dynamic range of the system is not lost, however, because the input capacity increases as the input referred noise increases. The contribution of the ADC noise floor has the same dependence. The important relationship is the magnitude of the VGA output noise floor relative to that of the ADC.

Gain control noise is a concern in very low noise applications. Thermal noise in the gain control interface can modulate the channel gain. The resulting noise is proportional to the output signal level and is usually evident only when a large signal is present. Take care to minimize noise impinging at the GAIN $\pm$ inputs. Use an external RC filter to remove $\mathrm{V}_{\text {GAIN }}$ source noise. Ensure that the filter bandwidth is sufficient to accommodate the desired control bandwidth and attenuate unwanted switching noise from the external DACs used to drive the gain control.
The AD9675 can bypass the GAIN $\pm$ inputs and control the gain of the attenuator digitally (see the Gain Control section). This mode removes any external noise contributions when active gain control is not needed.

## Antialiasing Filter (AAF)

The filter that the signal reaches prior to the ADC is used to reject dc signals and to band limit the signal for antialiasing. The antialiasing filter is a combination of a single-pole, high-pass filter and a second-order, low-pass filter. Configure the highpass filter as a ratio of the low-pass filter cutoff frequency using Address 0x02B, Bits[1:0].
The filter uses on-chip tuning to trim the capacitors and, in turn, to set the desired low-pass cutoff frequency and reduce variations. The default -3 dB low-pass filter cutoff is $1 / 3,1 / 4.5$, or $1 / 6$ of the ADC sample clock rate. The cutoff can be scaled to $0.75,0.8,0.9,1.0,1.13,1.25$, or 1.45 times this frequency using Address 0 x 00 F . The cutoff tolerance ( $\pm 10 \%$ ) is maintained from 8 MHz to 18 MHz for low bandwidth mode or 13.5 MHz to 30 MHz for high bandwidth mode.


[^0]:    ${ }^{1}$ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed.
    ${ }^{2}$ The overrange condition is specified as 6 dB more than the full-scale input range.

[^1]:    ${ }^{1}$ See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were completed.
    ${ }^{2}$ Specified for LVDS and LVPECL only.
    ${ }^{3}$ Specified for 13 SDIO pins sharing the same connection.

