Ehips<u>mall</u>

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

14-Bit, 1.25 GSPS JESD204B, Dual Analog-to-Digital Converter

Data Sheet **[AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf)**

FEATURES

JESD204B (Subclass 1) coded serial digital outputs 1.9 W total power per channel (default settings) SFDR = 77 dBFS at 340 MHz SNR = 63.4 dBFS at 340 MHz (AIN = −1.0 dBFS) Noise density = −152.6 dBFS/Hz 1.25 V, 2.50 V, and 3.3 V dc supply operation No missing codes 1.58 V p-p differential full scale input voltage Flexible termination impedance 400 Ω, 200 Ω, 100 Ω, and 50 Ω differential 1.5 GHz usable analog input full power bandwidth 95 dB channel isolation/crosstalk Amplitude detection bits for efficient AGC implementation 2 integrated wideband digital processors per channel 12-bit NCO, up to 4 cascaded half-band filters Integer clock divide by 1, 2, 4, or 8 Flexible JESD204B lane configurations Timestamp feature

Small signal dither

APPLICATIONS

Communications (wideband receivers and digital predistortion) Instrumentation (spectrum analyzers, network analyzers,

integrated RF test solutions) DOCSIS 3.x CMTS upstream receive paths High speed data acquisition systems

GENERAL DESCRIPTION

Th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) is a dual, 14-bit, 1.25 GSPS analog-to-digital converter (ADC). The device has an on-chip buffer and sample-and-hold circuit designed for low power, small size, and ease of use. The device is designed for sampling wide bandwidth analog signals of up to 1.5 GHz.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

Each ADC data output is internally connected to two digital downconverters (DDCs). Each DDC consists of four cascaded signal processing stages: a 12-bit frequency translator (NCO) and four half-band decimation filters.

In addition to the DDC blocks, th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) has a programmable threshold detector that allows monitoring of the incoming signal power using the fast detect output bits of the ADC. Because

Rev. 0 [Document Feedback](ttps://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9691.pdf&product=AD9691&rev=0) Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM

this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input.

Users can configure the Subclass 1 JESD204B-based high speed serialized output in a variety of one-, two-, four- or eight-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multiple device synchronization is supported through the SYSREF± input pins.

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) is available in a Pb-free, 88-lead LFCSP and is specified over the −40°C to +85°C industrial temperature range. This product is protected by a U.S. patent.

PRODUCT HIGHLIGHTS

- 1. Low power consumption analog core, 14-bit, 1.25 GSPS dual ADC with 1.9 W per channel.
- 2. Wide full power bandwidth supports intermediate frequency (IF) sampling of signals up to 1.5 GHz.
- 3. Buffered inputs with programmable input termination eases filter design and implementation.
- 4. Flexible serial port interface (SPI) controls various product features and functions to meet specific system requirements.
- 5. Programmable fast overrange detection.
- 6. 12 mm × 12 mm, 88-lead LFCSP.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. ©2015 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) www.analog.com**

AD9691* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

[COMPARABLE PARTS](http://www.analog.com/parametricsearch/en/10826?doc=AD9691.pdf&p0=1&lsrc=pst)

View a parametric search of comparable parts.

[DOCUMENTATION](http://www.analog.com/ad9691/documentation?doc=AD9691.pdf&p0=1&lsrc=doc)^I

Data Sheet

• AD9691: 14-Bit, 1.25 GSPS JESD204B, Dual Analog-to-Digital Converter Data Sheet

[DESIGN RESOURCES](http://www.analog.com/ad9691/designsources?doc=AD9691.pdf&p0=1&lsrc=dr)^L

- AD9691 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

[DISCUSSIONS](http://www.analog.com/ad9691/discussions?doc=AD9691.pdf&p0=1&lsrc=disc)^{ID}

View all AD9691 EngineerZone Discussions.

[SAMPLE AND BUY](http://www.analog.com/ad9691/sampleandbuy?doc=AD9691.pdf&p0=1&lsrc=sb)

Visit the product page to see pricing options.

[TECHNICAL SUPPORT](http://www.analog.com/support/technical-support.html?doc=AD9691.pdf&p0=1&lsrc=techs) \Box

Submit a technical question or find your regional support number.

[DOCUMENT FEEDBACK](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9691.pdf&product=AD9691&p0=1&lsrc=dfs)

Submit feedback for this data sheet.

AD9691

TABLE OF CONTENTS

DDC Complex to Real Conversion Block.................................. 39 $\hbox{Multichip Synchronization} \label{def:multi} \begin{minipage}[c]{0.9\linewidth} \textbf{Multip Synchronization} \end{minipage}$ SYSREF± Setup/Hold Window Monitor................................... 52 Reading the Memory Map Register Table................................. 58 Exposed Pad Thermal Heat Slug Recommendations............ 71 AVDD1 SR (Pin 78) and AGND (Pin 77 and Pin 81)............... 71

REVISION HISTORY

7/15-Revision 0: Initial Version

SPECIFICATIONS

DC SPECIFICATIONS

AVDD1 = 1.25 V, AVDD2 = 2.50 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate (1250 MSPS), 1.58 V p-p full-scale differential input, A_{IN} = −1.0 dBFS, clock divider = 2, default SPI settings, $\rm T_A$ = 25°C, unless otherwise noted.

Table 1.

¹ Default mode. No DDCs used. $L = 8$, $M = 2$, and $F = 1$.

² All lanes running. Power dissipation on DRVDD changes with the lane rate and number of lanes used.

³ Standby mode can be controlled by the SPI.

Table 2.

AC SPECIFICATIONS

AVDD1 = 1.25 V, AVDD2 = 2.50 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate (1250 MSPS), 1.58 V p-p full-scale differential input, $A_{IN} = -1.0$ dBFS, clock divider = 2, default SPI settings, $\rm T_A$ = 25°C, unless otherwise noted.

Parameter¹ Temperature Min Typ Max Unit

ANALOG INPUT FULL SCALE V p-p NOISE DENSITY² Full −152.6 dBFS/Hz SIGNAL-TO-NOISE RATIO (SNR)³ fIN = 10 MHz 25°C 64.6 dBFS fIN = 170 MHz Full 60.8 64.2 dBFS $f_{\text{IN}} = 340 \text{ MHz}$ dBFS $\frac{1}{25}$ dBFS $\frac{1}{25}$ dBFS $\frac{1}{25}$ dBFS $\frac{1}{25}$ dBFS fIN = 450 MHz 25°C 62.9 dBFS f_{IN} = 750 MHz \vert dBFS \vert dBFS \vert dBFS \vert and \vert dBFS $\$ $f_{\text{IN}} = 985 \text{ MHz}$ dBFS $f_{\text{IN}} = 1205 \text{ MHz}$ dBFS $\frac{1}{25}$ dBFS $\frac{1}{25}$ dBFS $\frac{1}{25}$ dBFS f_{IN} = 1600 MHz \vert dBFS \vert dBFS fIN = 1950 MHz 25°C 55.1 dBFS SNR AND DISTORTION RATIO (SINAD)³ fIN = 10 MHz 25°C 64.5 dBFS $f_{\text{IN}} = 170 \text{ MHz}$ dBFS fIN = 340 MHz 25°C 63.0 dBFS fIN = 450 MHz 25°C 62.3 dBFS f_{IN} = 750 MHz \vert dBFS $f_{\text{IN}} = 985 \text{ MHz}$ dBFS fIN = 1205 MHz 25°C 57.5 dBFS fIN = 1600 MHz 25°C 55.8 dBFS fIN = 1950 MHz 25°C 54.7 dBFS EFFECTIVE NUMBER OF BITS (ENOB) $f_{\text{IN}} = 10 \text{ MHz}$ Bits $f_{\text{IN}} = 170 \text{ MHz}$ Bits Bits SPURIOUS-

¹ See th[e AN-835 Application Note,](http://www.analog.com/AN-835?doc=AD9691.pdf) Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed. 2 Noise density is measured at a low analog input frequency (30 MHz).

 3 Se[e Table 10](#page-21-1) for the recommended settings for full-scale voltage and buffer current control.

⁴ Crosstalk is measured at 170 MHz with a −1.0 dBFS analog input on one channel and no input on the adjacent channel.

⁵ Measured with the circuit shown in [Figure 41.](#page-19-3)

DIGITAL SPECIFICATIONS

AVDD1 = 1.25 V, AVDD2 = 2.50 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate (1250 MSPS), 1.58 V p-p full-scale differential input, A_{IN} = −1.0 dBFS, clock divider = 2, default SPI settings, $T_A = 25$ °C, unless otherwise noted.

¹ Differential and common-mode return loss is measured from 100 MHz to 0.75 MHz \times baud rate.

SWITCHING SPECIFICATIONS

AVDD1 = 1.25 V, AVDD2 = 2.50 V, AVDD3 = 3.3 V, AVDD1_SR = 1.25 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate (1250 MSPS), 1.58 V p-p full-scale differential input, A_{IN} = −1.0 dBFS, clock divider = 2, default SPI settings, $T_A = 25$ °C, unless otherwise noted.

¹ The maximum sample rate is the clock rate after the divider.

² The minimum sample rate operates at 300 MSPS with $L = 1$.

 3 Baud rate = 1/UI. A subset of this range is supported by the AD9691.

 4 Default L = 8. This number can be changed based on the sample rate and decimation ratio. 5 No DDCs used. L = 8, M = 2, and F = 1.

⁶ Wake-up time is the time required to return to normal operation from power-down mode.

TIMING SPECIFICATIONS

Table 5.

Timing Diagrams

Figure 2. SYSREF+ Setup and Hold Timing Diagram

Figure 4. Data Output Timing (Full Bandwidth Mode, $L = 8$, $M = 2$, $F = 1$)

ABSOLUTE MAXIMUM RATINGS

Table 6.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL CHARACTERISTICS

Typical θ_{JA} , Ψ_{JB} , θ_{JC_TOP} , and θ_{JC_ROT} values are specified vs. the number of printed circuit board (PCB) layers in different airflow velocities (in m/sec). Airflow increases heat dissipation effectively reducing θ_{JA} and Ψ_{JB} . The use of appropriate thermal management techniques is recommended to ensure that the maximum junction temperature does not exceed the limits shown i[n Table 7.](#page-10-3)

Table 7.

¹ Per JEDEC 51-7, plus JEDEC 51-5 2s2p test board.

² Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

³ Per JEDEC JESD51-8 (still air).

⁴ Per MIL-STD 883, Method 1012.1.

⁵ N/A means not applicable.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

1. DNC = DO NOT CONNECT. THESE PINS MUST BE LEFT UNCONNECTED.
2. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES THE GROUND REFERENCE FOR AVDDX.
 THE EXPOSED THERMAL PAD MUST BE CONNECTED TO AGND. 092-005

Figure 5. Pin Configuration

NOTES

¹ To ensure proper ADC operation, connect AVDD1_SR and AGND separately from the AVDD1 and EPAD connection. For more information, see the Applications Information section.

TYPICAL PERFORMANCE CHARACTERISTICS

 $AVDD1 = 1.25$ V, $AVDD1_SR = 1.25$ V, $AVDD2 = 2.50$ V, $AVDD3 = 3.3$ V, $DVDD = 1.25$ V, $DRVDD = 1.25$ V, $SPIVDD = 1.8$ V, specified maximum sampling rate (1250 MSPS), 1.58 V p-p full-scale differential input, A_{IN} = −1.0 dBFS, default SPI settings, clock divider = 2, $T_A = 25$ °C, 128k FFT sample, unless otherwise noted.

Figure 8. Single-Tone FFT with $f_{IN} = 340.3$ MHz

Figure 10. Single-Tone FFT with $f_{IN} = 752.3$ MHz

Figure 11. Single-Tone FFT with $f_{IN} = 985.3$ MHz

Figure 12. Single-Tone FFT with $f_{IN} = 1205.3$ MHz

Figure 15. SNR/SFDR vs. Sample Rate (fs), $f_{IN} = 170.3$ MHz, Buffer Current = 3.0 \times

Figure 16. SNR/SFDR vs. Input Frequency (f_{IN}), f_{IN} < 600 MHz, Buffer Current = $3.5 \times$ (Se[e Figure 41 a](#page-19-3)n[d Table 9\)](#page-20-0)

Figure 17. SNR/SFDR vs. Input Frequency (f_{IN}), 700 MHz < f_{IN} < 1200 MHz, Buffer Current = 4.5× (Se[e Figure 41 a](#page-19-3)n[d Table 9\)](#page-20-0)

Figure 18. SNR/SFDR vs. Input Frequency (f_{IN}), 1300 MHz < f_{IN} < 2000 MHz, Buffer Current = 7.5× (Se[e Figure 41 a](#page-19-3)n[d Table 9\)](#page-20-0)

Figure 20. Two-Tone FFT, $f_{IN1} = 449$ MHz, $f_{IN2} = 452$ MHz

Figure 21. Two-Tone SFDR/IMD3 vs. Input Amplitude (AIN) with $f_{IN1} = 184 \, MHz$ and $f_{IN2} = 187 \, MHz$

Figure 22. Two-Tone SFDR/IMD3 vs. Input Amplitude (A_{IN}) with $f_{IN1} = 449 \text{ MHz}$ and $f_{IN2} = 452 \text{ MHz}$

Figure 23. SNR/SFDR vs. Analog Input Level, $f_{IN} = 170.3$ MHz, Buffer Current = $3.5\times$

Figure 24. SNR/SFDR vs. Temperature, $f_{IN} = 170.3$ MHz

Figure 26. DNL, $f_{IN} = 10$ MHz

OUTPUT CODE

Figure 27. Input Referred Noise Histogram

Figure 29. Power Dissipation vs. Sample Rate (fs)

13092-034

Figure 32. SYSREF± Inputs

FD_x PIN CONTROL (SPI)

Figure 38. FD_A/FD_B Outputs

੯

13092-038

THEORY OF OPERATION

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) has two analog input channels and four JESD204B output lane pairs. The ADC is designed to sample wide bandwidth analog signals of up to 1.5 GHz. Th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) is optimized for wide input bandwidth, a high sampling rate, excellent linearity, and low power in a small package.

The dual ADC cores feature multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

Th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) has several functions that simplify the AGC function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect output bits of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input.

The Subclass 1 JESD204B-based, high speed serialized output data rate can be configured in one-lane $(L = 1)$, two-lane $(L = 2)$, fourlane ($L = 4$), and eight-lane ($L = 8$) configurations, depending on the sample rate and the decimation ratio (DCM). Multiple device synchronization is supported through the SYSREF± and SYNCINB± input pins.

ADC ARCHITECTURE

The architecture of th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) consists of an input buffered pipelined ADC. The input buffer provides a termination impedance to the analog input signal. This termination impedance can be changed using the SPI to meet the termination needs of the driver or amplifier. The default termination value is set to 400 Ω. The equivalent circuit diagram of the analog input termination is shown in [Figure 30.](#page-17-1) The input buffer is optimized for high linearity, low noise, and low power.

The input buffer provides a linear high input impedance (for ease of drive) and reduces the kickback from the ADC. The buffer is optimized for high linearity, low noise, and low power. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample; at the same time, the remaining stages operate with the preceding samples. Sampling occurs on the rising edge of the clock.

ANALOG INPUT CONSIDERATIONS

The analog input to th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) is a differential buffer. The internal common-mode voltage of the buffer is 2.05 V. The clock signal alternately switches the input circuit between sample mode and hold mode. When the input circuit is switched into sample mode, the signal source must be capable of charging the sample capacitors

and settling within one-half of a clock cycle. A small resistor, in series with each input, helps reduce the peak transient current injected from the output stage of the driving source. In addition, place low Q inductors or ferrite beads on each section of the input to reduce high differential capacitance at the analog inputs and, thus, achieve the maximum bandwidth of the ADC. Such use of low Q inductors or ferrite beads is required when driving the converter front end at high IF frequencies. Place either a differential capacitor or two single-ended capacitors on the inputs to provide a matching passive network. This configuration ultimately creates a low-pass filter at the input, which limits unwanted broadband noise. For more information, see the [AN-742 Application Note,](http://www.analog.com/AN-742?doc=AD9691.pdf) th[e AN-827 Application Note,](http://www.analog.com/AN-827?doc=AD9691.pdf) and the Analog Dialogue article ["Transformer-Coupled Front-](http://www.analog.com/transformer-coupled-fe?doc=AD9691.pdf)[End for Wideband A/D Converters"](http://www.analog.com/transformer-coupled-fe?doc=AD9691.pdf) (Volume 39, April 2005). In general, the precise values depend on the application.

For best dynamic performance, the source impedances driving VIN+x and VIN−x must be matched such that common-mode settling errors are symmetrical. These errors are reduced by the common-mode rejection of the ADC. An internal reference buffer creates a differential reference that defines the span of the ADC core.

The maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. In the case of the [AD9691,](http://www.analog.com/AD9691?doc=AD9691.pdf) the available span is 1.58 V p-p differential.

Differential Input Configurations

There are several ways to drive th[e AD9691,](http://www.analog.com/AD9691?doc=AD9691.pdf) either actively or passively. However, optimum performance is achieved by driving the analog input differentially.

For applications where SNR and SFDR are key parameters, differential transformer coupling is the recommended input configuration (see [Figure 41](#page-19-3) and [Table 9\)](#page-20-0) because the noise performance of most amplifiers is not adequate to achieve the true performance of th[e AD9691.](http://www.analog.com/AD9691?doc=AD9691.pdf)

For low to midrange frequencies, a double balun or double transformer network (se[e Figure 41\)](#page-19-3) is recommended for optimum performance of th[e AD9691.](http://www.analog.com/AD9691?doc=AD9691.pdf) For higher frequencies in the second and third Nyquist zones, it is better to remove some of the front-end passive components to ensure wideband operation (see [Table 9\)](#page-20-0).

Figure 41. Differential Transformer-Coupled Configuration

Table 9. Differential Transformer-Coupled Input Configuration Component Values

Input Common Mode

The analog inputs of the [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) are internally biased to the common mode as shown i[n Figure 42.](#page-20-1) The common-mode buffer has a limited range in that the performance suffers greatly if the common-mode voltage drops by more than 100 mV. Therefore, in dc-coupled applications, set the common-mode voltage to 2.05 V \pm 100 mV to ensure proper ADC operation.

Analog Input Controls and SFDR Optimization

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) offers flexible controls for the analog inputs, such as input termination and buffer current. All of the available controls are shown i[n Figure 42.](#page-20-1)

Figure 42. Analog Input Controls

Using Register 0x018, the buffer currents on each channel can be scaled to optimize the SFDR over various input frequencies and bandwidths of interest. As the input buffer currents are set, the amount of current required by the AVDD3 supply changes. This relationship is shown i[n Figure 43.](#page-20-2) For a complete list of buffer current settings, see Table 35.

[Figure 44,](#page-20-3) [Figure 45,](#page-20-4) an[d Figure 46](#page-21-2) show how the SFDR can be optimized using the buffer current setting in Register 0x018 for different Nyquist zones. At frequencies greater than 1 GHz, it is better to run the ADC at input amplitudes less than −1 dBFS (−3 dBFS, for example). This greatly improves the linearity of the converted signal without sacrificing SNR performance.

Figure 44. Buffer Current Sweeps, SFDR vs. Analog Input Frequency vs. IBUFF; f_{IN} < 600 MHz

Figure 45. Buffer Current Sweeps, SFDR vs. Analog Input Frequency vs. IBUFF; 700 MHz $< f_{IN}$ < 1200 MHz

Figure 46. Buffer Current Sweeps, SFDR vs. Analog Input Frequency vs. IBUFF; 1300 MHz $< f_{IN}$ < 2000 MHz

[Table 10](#page-21-1) shows the recommended buffer current and full-scale voltage settings for the different analog input frequency ranges.

Table 10. SFDR Optimization for Input Frequencies

Absolute Maximum Input Swing

The absolute maximum input swing allowed at the inputs of the [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) is 4.3 V p-p differential. Signals operating near or at this level can cause permanent damage to the ADC.

VOLTAGE REFERENCE

A stable and accurate 1.0 V voltage reference is built into the [AD9691.](http://www.analog.com/AD9691?doc=AD9691.pdf) This internal 1.0 V reference sets the full-scale input range of the ADC. For more information on adjusting the input swing, see Table 35[. Figure 47](#page-21-3) shows the block diagram of the internal 1.0 V reference controls.

Figure 47. Internal Reference Configuration and Controls

Register 0x024 enables the user to either use this internal 1.0 V reference, or to provide an external 1.0 V reference. When using an external voltage reference, provide a 1.0 V reference. The full-scale adjustment is made using the SPI, irrespective of the reference voltage. For more information on adjusting the full-scale level of the [AD9691,](http://www.analog.com/AD9691?doc=AD9691.pdf) see the Memory Map Register Table section.

The use of an external reference may be necessary, in some applications, to enhance the gain accuracy of the ADC or improve thermal drift characteristics[. Figure 48](#page-21-4) shows the typical drift characteristics of the internal 1.0 V reference.

The external reference must be a stable 1.0 V reference. The [ADR130](http://www.analog.com/ADR130?doc=AD9691.pdf) is a good option for providing the 1.0 V reference. [Figure 49](#page-21-5) shows how the [ADR130](http://www.analog.com/ADR130?doc=AD9691.pdf) can be used to provide the external 1.0 V reference to the [AD9691.](http://www.analog.com/AD9691?doc=AD9691.pdf) The grayed out areas show unused blocks within the [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) when using the [ADR130](http://www.analog.com/ADR130?doc=AD9691.pdf) to provide the external reference.

Figure 49. External Reference Using th[e ADR130](http://www.analog.com/ADR130?doc=AD9691.pdf)

CLOCK INPUT CONSIDERATIONS

For optimum performance, drive the [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) sample clock inputs (CLK+ and CLK−) with a differential signal. This signal is typically ac-coupled to the CLK+ and CLK− pins via a transformer or clock drivers. These pins are biased internally and require no additional biasing.

[Figure 50](#page-22-1) shows a preferred method for clocking the [AD9691.](http://www.analog.com/AD9691?doc=AD9691.pdf) The low jitter clock source is converted from a single-ended signal to a differential signal using an RF transformer.

Figure 50. Transformer-Coupled Differential Clock

Another option is to ac couple a differential CML or LVDS signal to the sample clock input pins, as shown in [Figure 51](#page-22-2) and [Figure 52.](#page-22-3)

Clock Duty Cycle Considerations

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals. As a result, these ADCs may be sensitive to the clock duty cycle. Commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. In applications where the clock duty cycle cannot be guaranteed to be 50%, a higher multiple frequency clock can be supplied to the device. Th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) can be clocked at 1.5 GHz with the internal clock divider set to 2. The output of the divider offers a 50% duty cycle, high slew rate (fast edge) clock signal to the internal ADC. See the Memory Map section for more details on using this feature.

Input Clock Divider ½ Period Delay Adjust

The input clock divider inside the [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) provides phase delay in increments of ½ the input clock cycle. Register 0x10C can be programmed to enable this delay independently for each channel. Changing this register does not affect the stability of the JESD204B link.

Input Clock Divider

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) contains an input clock divider with the ability to divide the Nyquist input clock by 1, 2, 4, or 8. The divider ratios can be selected using Register 0x10B. This is shown i[n Figure 53.](#page-22-4)

The maximum frequency at the CLK± inputs is 4 GHz. This is the limit of the divider. In applications where the clock input is a multiple of the sample clock, the appropriate divider ratio must be programmed into the clock divider before applying the clock signal. This ensures that the current transients during device startup are controlled.

Figure 53. Clock Divider Circuit

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) clock divider can be synchronized using the external SYSREF± input. A valid SYSREF± signal causes the clock divider to reset to a programmable state. Enable this feature by setting Bit 7 of Register 0x10D.This synchronization feature allows multiple devices to have their clock dividers aligned to guarantee simultaneous input sampling. See the Multichip Synchronization section for more information.

Clock Fine Delay Adjust

Th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) sampling edge instant can be adjusted by writing to Register 0x117 and Register 0x118. Setting Bit 0 of Register 0x117 enables the feature, and Register 0x118, Bits[7:0] set the value of the delay. This value can be programmed individually for each channel. The clock delay can be adjusted from −151.7 ps to +150 ps in 1.7 ps increments. The clock delay adjust takes effect immediately when it is enabled via SPI writes. Enabling the clock fine delay adjust in Register 0x117 causes a datapath reset. However, the contents of Register 0x118 can be changed without affecting the stability of the JESD204B link.

Clock Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the clock input. The degradation in SNR at a given input frequency (f_A) due only to aperture jitter (t_J) can be calculated by

 $SNR = 20\log_{10}(2 \times \pi \times f_A \times t_J)$

In this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and ADC aperture jitter specifications. IF undersampling applications are particularly sensitive to jitter (see [Figure 54\)](#page-23-2).

Figure 54. Ideal SNR vs. Analog Input Frequency and Jitter

Treat the clock input as an analog signal in cases where aperture jitter may affect the dynamic range of the [AD9691.](http://www.analog.com/AD9691?doc=AD9691.pdf) Separate power supplies for clock drivers from the ADC output driver supplies to avoid modulating the clock signal with digital noise. If the clock is generated from another type of source (by gating, dividing, or other methods), retime the clock by the original clock at the last step. For more in-depth information about jitter performance as it relates to ADCs, see th[e AN-501 Application](http://www.analog.com/AN-501?doc=AD9691.pdf) [Note](http://www.analog.com/AN-501?doc=AD9691.pdf) and the [AN-756 Application Note.](http://www.analog.com/AN-756?doc=AD9691.pdf)

POWER-DOWN/STANDBY MODE

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) has a PDWN/STBY pin that configures the device in power-down or standby mode. The default operation is the power-down function. The PDWN/STBY pin is a logic high pin. When in power-down mode, the JESD204B link is disrupted. The power-down option can also be set via Register 0x03F and Register 0x040.

In standby mode, the JESD204B link is not disrupted and transmits zeros for all converter samples. This can be changed using Register 0x571, Bit 7 to select /K/ characters.

TEMPERATURE DIODE

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) contains a diode-based temperature sensor for measuring the temperature of the die. This diode can output a voltage and serve as a coarse temperature sensor to monitor the internal die temperature.

The temperature diode voltage can be output to the FD_A pin using the SPI. Use Register 0x028, Bit 0 to enable or disable the diode. Register 0x028 is a local register; therefore, Channel A must be selected in the device index register (Register 0x008) to enable the temperature diode readout. Configure the FD_A pin to output the diode voltage by programming Register 0x040, Bits[2:0]. See Table 35 for more information.

The voltage response of the temperature diode (SPIVDD = 1.8 V) is shown i[n Figure 55.](#page-23-3)

ADC OVERRANGE AND FAST DETECT

In receiver applications, it is desirable to have a mechanism to reliably determine when the converter is about to clip. The standard overrange bit in the JESD204B outputs provides information on the state of the analog input that is of limited usefulness. Therefore, it is helpful to have a programmable threshold below full scale that allows time to reduce the gain before the clip actually occurs. In addition, because input signals can have significant slew rates, the latency of this function is of major concern. Highly pipelined converters can have significant latency. Th[e AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) contains fast detect circuitry for individual channels to monitor the threshold and assert the FD_A and FD_B pins.

ADC OVERRANGE

The ADC overrange indicator is asserted when an overrange is detected on the input of the ADC. The overrange indicator can be embedded within the JESD204B link as a control bit (when CSB > 0). The latency of this overrange indicator matches the sample latency.

The [AD9691](http://www.analog.com/AD9691?doc=AD9691.pdf) also records any overrange condition in any of the four virtual converters. For more information on the virtual converters, see Figure 61. The overrange status of each virtual converter is registered as a sticky bit in Register 0x563. The contents of Register 0x563 can be cleared using Register 0x562, by toggling the bits corresponding to the virtual converter to the set and reset positions.

FAST THRESHOLD DETECTION (FD_A AND FD_B)

The fast detect (FD) bit (enabled via the control bits in Register 0x559 and Register 0x55A) is immediately set whenever the absolute value of the input signal exceeds the programmable upper threshold level. The FD bit is cleared only when the absolute value of the input signal drops below the lower threshold level for greater than the programmable dwell time. This feature provides hysteresis and prevents the FD bit from excessively toggling.

The operation of the upper threshold and lower threshold registers, along with the dwell time registers, is shown in [Figure 56.](#page-24-3)

The FD indicator is asserted if the input magnitude exceeds the value programmed in the fast detect upper threshold registers, located at Register 0x247 and Register 0x248. The selected threshold register is compared with the signal magnitude at the output of the ADC. The fast upper threshold detection has a latency of 28 clock cycles (maximum). The approximate upper threshold magnitude is defined by

Upper Threshold Magnitude (dBFS) = 20log(Threshold $Magnitude/2^{13})$

The FD indicators are not cleared until the signal drops below the lower threshold for the programmed dwell time. The lower threshold is programmed in the fast detect lower threshold registers, located at Register 0x249 and Register 0x24A. The fast detect lower threshold register is a 13-bit register that is compared with the signal magnitude at the output of the ADC. This comparison is subject to the ADC pipeline latency, but is accurate in terms of converter resolution. The lower threshold magnitude is defined by

Lower Threshold Magnitude (dBFS) = 20log(Threshold $Magnitude/2^{13}$

For example, to set an upper threshold of −6 dBFS, write 0xFFF to Register 0x247 and Register 0x248. To set a lower threshold of −10 dBFS, write 0xA1D to Register 0x249 and Register 0x24A.

To program the dwell time from 1 to 65,535 sample clock cycles, place the desired value in the fast detect dwell time registers, located at Register 0x24B and Register 0x24C. See the Memory Map section (Register 0x040, and Register 0x245 to Register 0x24C in Table 35) for more details.

Figure 56. Threshold Settings for FD_A and FD_B Signals

SIGNAL MONITOR

The signal monitor block provides additional information about the signal being digitized by the ADC. The signal monitor computes the peak magnitude of the digitized signal. This information can be used to drive an AGC loop to optimize the range of the ADC in the presence of real-world signals.

The results of the signal monitor block can be obtained either by reading back the internal values from the SPI port or by embedding the signal monitoring information into the JESD204B interface as special control bits. A global, 24-bit programmable period controls the duration of the measurement. Figure 57 shows the simplified block diagram of the signal monitor block.

Figure 57. Signal Monitor Block

The peak detector captures the largest signal within the observation period. The detector only observes the magnitude of the signal. The resolution of the peak detector is a 13-bit value, and the observation period is 24 bits and represents converter output samples. The peak magnitude can be derived by using the following equation:

Peak Magnitude (dBFS) = $20\log(Peak)$ Detector Value (2^{13})

The magnitude of the input port signal is monitored over a programmable time period, which is determined by the signal monitor period register (SMPR). The peak detector function is enabled by setting Bit 1 of Register 0x270 in the signal monitor control register. The 24-bit SMPR must be programmed before activating this mode.

After enabling this mode, the value in the SMPR is loaded into a monitor period timer, which decrements at the decimated clock rate. The magnitude of the input signal is compared to the value in the internal magnitude storage register (not accessible to the user), and the greater of the two is updated as the current peak level. The initial value of the magnitude storage register is set to the current ADC input signal magnitude. This comparison continues until the monitor period timer reaches a count of 1.

When the monitor period timer reaches a count of 1, the 13-bit peak level value is transferred to the signal monitor holding register, which can be read through the memory map or output through the SPORT over the JESD204B interface. The monitor period timer is reloaded with the value in the SMPR, and the countdown is restarted. In addition, the magnitude of the first input sample is updated in the magnitude storage register, and the comparison and update procedure continues.

SPORT Over JESD204B

The signal monitor data can also be serialized and sent over the JESD204B interface as control bits. These control bits must be deserialized from the samples to reconstruct the statistical data. This function is enabled by setting Bits[1:0] of Register 0x279 and Bit 1 of Register 0x27A. Figure 58 shows two different example configurations for the signal monitor control bit locations inside the JESD204B samples. A maximum of three control bits can be inserted into the JESD204B samples; however, only one control bit is required for the signal monitor. Control bits are inserted from MSB to LSB. If only one control bit is to be inserted $(CS =$ 1), only the most significant control bit is used (see Example Configuration 1 and Example Configuration 2 in Figure 58). To select the SPORT over JESD204B option, program Register 0x559, Register 0x55A, and Register 0x58F. See Table 35 for more information on setting these bits.

Figure 59 shows the 25-bit frame data that encapsulates the peak detector value. The frame data is transmitted MSB first with five 5-bit subframes. Each subframe contains a start bit that can be used by a receiver to validate the deserialized data. Figure 60 shows the SPORT over JESD204B signal monitor data with a monitor period timer set to 80 samples.