# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# 14-Bit, 500 MSPS JESD204B, Quad Analog-to-Digital Converter

**Data Sheet** 

# AD9694

#### **FEATURES**

JESD204B (Subclass 1) coded serial digital outputs Lane rates up to 15 Gbps 1.66 W total power at 500 MSPS 415 mW per analog-to-digital converter (ADC) channel SFDR = 82 dBFS at 305 MHz (1.80 V p-p input range) SNR = 66.8 dBFS at 305 MHz (1.80 V p-p input range) Noise density = -151.5 dBFS/Hz (1.80 V p-p input range)0.975 V, 1.8 V, and 2.5 V dc supply operation No missing codes Internal ADC voltage reference Analog input buffer On-chip dithering to improve small signal linearity Flexible differential input range 1.44 V p-p to 2.16 V p-p (1.80 V p-p nominal) 1.4 GHz analog input full power bandwidth

Amplitude detect bits for efficient AGC implementation 4 integrated wideband digital processors 48-bit NCO, up to 4 cascaded half-band filters **Differential clock input** Integer clock divide by 1, 2, 4, or 8 **On-chip temperature diode** Flexible JESD204B lane configurations

#### **APPLICATIONS**

Communications Diversity multiband, multimode digital receivers 3G/4G, W-CDMA, GSM, LTE, LTE-A General-purpose software radios Ultrawideband satellite receivers Instrumentation Radars Signals intelligence (SIGINT)



#### FUNCTIONAL BLOCK DIAGRAM

#### Rev. 0

**Document Feedback** Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

# AD9694\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

• AD9694 Evaluation Board

### DOCUMENTATION

#### **Application Notes**

• AN-1432: Practical Thermal Modeling and Measurements in High Power ICs

#### **Data Sheet**

• AD9694: 14-Bit, 500 MSPS JESD204B, Quad Analog-to-Digital Converter Data Sheet

#### **User Guides**

• Evaluating the AD9694 Quad Channel 500 MSPS ADC

### DESIGN RESOURCES

- AD9694 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS

View all AD9694 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

# TABLE OF CONTENTS

\Features1
Applications
Functional Block Diagram1
Revision History2
General Description
Product Highlights
Specifications4
DC Specifications4
AC Specifications
Digital Specifications7
Switching Specifications8
Timing Specifications9
Absolute Maximum Ratings11
Thermal Resistance11
ESD Caution11
Pin Configuration and Function Descriptions
Typical Performance Characteristics14
Equivalent Circuits
Theory of Operation
ADC Architecture
Analog Input Considerations
Voltage Reference
DC Offset Calibration25
Clock Input Considerations25
ADC Overrange and Fast Detect
ADC Overrange
Fast Threshold Detection (FD_A, FD_B, FD_C, and FD_D)28
Signal Monitor
SPORT Over JESD204B29
Digital Downconverter (DDC)
DDC I/Q Input Selection
DDC I/Q Output Selection
DDC General Description
Frequency Translation
General Description
DDC NCO and Mixer Loss and SFDR
Numerically Controlled Oscillator
REVISION HISTORY

FIR Filters	41
Overview	41
Half-Band Filters	42
DDC Gain Stage	43
DDC Complex to Real Conversion	43
DDC Example Configurations	44
Digital Outputs	49
Introduction to the JESD204B Interface	49
Setting Up the AD9694 Digital Interface	49
Functional Overview	51
JESD204B Link Establishment	51
Physical Layer (Driver) Outputs	52
JESD204B Tx Converter Mapping	53
Configuring the JESD204B Link	55
Latency	59
End-to-End Total Latency	59
Multichip Synchronization	60
SYSREF± Set up and Hold Window Monitor	62
Test Modes	64
ADC Test Modes	64
JESD204B Block Test Modes	65
Serial Port Interface	67
Configuration Using the SPI	67
Hardware Interface	67
SPI Accessible Features	67
Memory Map	68
Reading the Memory Map Register Table	68
Memory Map	69
Register Table Summary	69
Memory Map Register Table—Details	75
Applications Information	100
Power Supply Recommendations	100
Exposed Pad Thermal Heat Slug Recommendations	100
AVDD1_SR (Pin 64) and AGND_SR (Pin 63 and Pin 67)	100
Outline Dimensions	101
Ordering Guide	101

10/2016—Revision 0: Initial Version

#### **GENERAL DESCRIPTION**

The AD9694 is a quad, 14-bit, 500 MSPS analog-to-digital converter (ADC). The device has an on-chip buffer and a sample-and-hold circuit designed for low power, small size, and ease of use. This device is designed for sampling wide bandwidth analog signals of up to 1.4 GHz. The AD9694 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The quad ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

The analog inputs and clock signals are differential inputs. Each pair of ADC data outputs is internally connected to two DDCs through a crossbar mux. Each DDC consists of up to five cascaded signal processing stages: a 48-bit frequency translator, NCO, and up to four half-band decimation filters.

In addition to the DDC blocks, the AD9694 has several functions that simplify the automatic gain control (AGC) function in the communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect output bits of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input. Users can configure each pair of intermediate frequency (IF) receiver outputs onto either one or two lanes of Subclass 1 JESD204B-based high speed serialized outputs, depending on the decimation ratio and the acceptable lane rate of the receiving logic device. Multiple device synchronization is supported through the SYSREF±, SYNCINB±AB, and SYNCINB±CD input pins.

The AD9694 has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using the 1.8 V capable, 3-wire SPI.

The AD9694 is available in a Pb-free, 72-lead LFCSP and is specified over the  $-40^{\circ}$ C to  $+105^{\circ}$ C junction temperature range. This product may be protected by one or more U.S. or international patents.

#### **PRODUCT HIGHLIGHTS**

- 1. Low power consumption per channel.
- 2. JESD204B lane rate support up to 15 Gbps.
- 3. Wide full power bandwidth supports IF sampling of signals up to 1.4 GHz.
- 4. Buffered inputs ease filter design and implementation.
- 5. Four integrated wideband decimation filters and numerically controlled oscillator (NCO) blocks supporting multiband receivers.
- 6. Programmable fast overrange detection.
- 7. On-chip temperature diode for system thermal management.

### **SPECIFICATIONS** DC SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.8 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V, SPIVDD = 1.8 V, 500 MSPS, clock divider = 4, 1.8 V p-p full-scale differential input, 0.5 V internal reference,  $A_{IN} = -1.0$  dBFS, default SPI settings, unless otherwise noted. Minimum and maximum specifications are guaranteed for the full operating junction temperature (T<sub>J</sub>) range of -40°C to +105°C. Typical specifications represent performance at T<sub>J</sub> = 50°C (T<sub>A</sub> = 25°C).

Table 1.				
Parameter	Min	Тур	Мах	Unit
RESOLUTION	14			Bits
ACCURACY				
No Missing Codes		Guaranteed		
Offset Error		0		% FSR
Offset Matching		0		% FSR
Gain Error	-5.0		+5.0	% FSR
Gain Matching		1.0		% FSR
Differential Nonlinearity (DNL)	-0.7	±0.4	+0.7	LSB
Integral Nonlinearity (INL)	-5.1	±1.0	+5.1	LSB
TEMPERATURE DRIFT				
Offset Error		8		ppm/°C
Gain Error		214		ppm/°C
INTERNAL VOLTAGE REFERENCE		0.5		V
INPUT REFERRED NOISE		2.6		LSB rms
ANALOG INPUTS				
Differential Input Voltage Range (Programmable)	1.44	1.80	2.16	V p-p
Common-Mode Voltage (V <sub>CM</sub> )		1.34		V
Differential Input Capacitance <sup>1</sup>		1.75		pF
Differential Input Resistance		200		Ω
Analog Input Full Power Bandwidth		1.4		GHz
POWER SUPPLY				
AVDD1	0.95	0.975	1.00	V
AVDD1_SR	0.95	0.975	1.00	V
AVDD2	1.71	1.8	1.89	V
AVDD3	2.44	2.5	2.56	V
DVDD	0.95	0.975	1.00	V
DRVDD1	0.95	0.975	1.00	V
DRVDD2	1.71	1.8	1.89	V
SPIVDD	1.71	1.8	1.89	V
lavdd1		319	482	mA
lavdd1_sr		21	53	mA
lavdd2		438	473	mA
lavdd3		87	103	mA
		121	180	mA
lorvdd1 <sup>1</sup>		162	207	mA
lorvdd2 <sup>1</sup>		23	29	mA
Ispivdd		1	1.6	mA
POWER CONSUMPTION				
Total Power Dissipation (Including Output Drivers) <sup>2</sup>		1.66	2.07	W
Power-Down Dissipation		325		mW
Standby <sup>3</sup>		1.20		W

<sup>1</sup> All lanes running. Power dissipation on DRVDD1 changes with lane rate and number of lanes used.

<sup>2</sup> Full bandwidth mode.

<sup>3</sup> Standby mode is controlled by the SPI.

#### AC SPECIFICATIONS

AVDD1 = 0.975 V,  $AVDD1_SR = 0.975 V$ , AVDD2 = 1.8 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V, SPIVDD = 1.8 V, specified maximum sampling rate, clock divider = 4, 1.8 V p-p full-scale differential input, 0.5 V internal reference,  $A_{IN} = -1.0 \text{ dBFS}$ , default SPI settings, unless otherwise noted. Minimum and maximum specifications are guaranteed for the full operating junction temperature (T<sub>J</sub>) range of  $-40^{\circ}C$  to  $+105^{\circ}C$ . Typical specifications represent performance at T<sub>J</sub> =  $50^{\circ}C$  (T<sub>A</sub> =  $25^{\circ}C$ ).

#### Table 2. 500 MSPS AC Specifications

	Analo	og Input Ful	Scale =	Analog Input Full Scale =		Analog Input Full Scale =				
		1.44 V p-p	)		1.80 V p	-р		2.16 V p-p	)	
Parameter <sup>1</sup>	Min	Тур	Мах	Min	Тур	Max	Min	Тур	Мах	Unit
ANALOG INPUT FULL SCALE		1.44			1.80			2.16		V р-р
NOISE DENSITY <sup>2</sup>		-149.7			-151.5			-153.0		dBFS/Hz
SIGNAL-TO-NOISE RATIO (SNR) <sup>3</sup>										
$f_{IN} = 10 \text{ MHz}$		65.4			67.1			68.4		dBFS
$f_{IN} = 155 \text{ MHz}$		65.3		64.8	67.0			68.3		dBFS
$f_{IN} = 305 \text{ MHz}$		65.2			66.8			68.0		dBFS
$f_{IN} = 450 \text{ MHz}$		65.0			66.6			67.8		dBFS
$f_{IN} = 765 \text{ MHz}$		64.8			66.5			67.5		dBFS
f <sub>IN</sub> = 985 MHz		64.5			66.0			66.9		dBFS
SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD) <sup>2</sup>										
$f_{IN} = 10 \text{ MHz}$		65.3			67.0			68.2		dBFS
$f_{IN} = 155 \text{ MHz}$		65.2		64.5	66.8			67.9		dBFS
$f_{IN} = 305 \text{ MHz}$		65.1			66.6			67.6		dBFS
$f_{IN} = 450 \text{ MHz}$		65.0			66.4			67.3		dBFS
$f_{IN} = 765 \text{ MHz}$		64.7			66.1			66.9		dBFS
f <sub>IN</sub> = 985 MHz		64.2			65.5			66.2		dBFS
EFFECTIVE NUMBER OF BITS (ENOB)										
$f_{IN} = 10 \text{ MHz}$		10.5			10.8			11.0		Bits
$f_{IN} = 155 \text{ MHz}$		10.5		10.4	10.8			10.9		Bits
$f_{IN} = 305 \text{ MHz}$		10.5			10.7			10.9		Bits
$f_{IN} = 450 \text{ MHz}$		10.5			10.7			10.8		Bits
$f_{IN} = 765 \text{ MHz}$		10.4			10.6			10.8		Bits
$f_{IN} = 985 \text{ MHz}$		10.3			10.6			10.7		Bits
SPURIOUS-FREE DYNAMIC RANGE (SFDR) <sup>2</sup>										
$f_{IN} = 10 \text{ MHz}$		89			90			80		dBFS
$f_{IN} = 155 \text{ MHz}$		89		75	85			77		dBFS
$f_{IN} = 305 \text{ MHz}$		82			82			78		dBFS
$f_{IN} = 450 \text{ MHz}$		82			83			77		dBFS
$f_{IN} = 765 \text{ MHz}$		77			75			72		dBFS
f <sub>IN</sub> = 985 MHz		82			79			76		dBFS
SPURIOUS-FREE DYNAMIC RANGE (SFDR) AT 3 dBFS										
$f_{IN} = 10 \text{ MHz}$		94			94			86		dBFS
$f_{IN} = 155 \text{ MHz}$		94			90			82		dBFS
$f_{IN} = 305 \text{ MHz}$		89			90			83		dBFS
$f_{IN} = 450 \text{ MHz}$		87			86			84		dBFS
$f_{IN} = 765 \text{ MHz}$		82			80			77		dBFS
f <sub>IN</sub> = 985 MHz		85			82			79		dBFS
WORST HARMONIC, SECOND OR THIRD <sup>2</sup>										
$f_{IN} = 10 \text{ MHz}$		-89			-90			-80		dBFS
$f_{IN} = 155 \text{ MHz}$		-89			-85	-75		-77		dBFS
$f_{IN} = 305 \text{ MHz}$		-82			-82			-78		dBFS
$f_{IN} = 450 \text{ MHz}$		-82			-83			-77		dBFS
$f_{IN} = 765 \text{ MHz}$		-77			-75			-72		dBFS
$f_{IN} = 985 \text{ MHz}$		-82			-79			-76		dBFS

	Analog	Input Ful 1.44 V p-I	l Scale =	Analog Input Full Scale = 1.80 V p-p		Analog Input Full Scale = Analog Input Full Scale = 1.80 V p-p 2.16 V p-p			III Scale = ·p	
Parameter <sup>1</sup>	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
WORST HARMONIC, SECOND OR THIRD AT -3 dBFS										
$f_{IN} = 10 \text{ MHz}$		-94			-94			-86		dBFS
f <sub>IN</sub> = 155 MHz		-94			-90			-82		dBFS
$f_{IN} = 305 \text{ MHz}$		-89			-90			-83		dBFS
$f_{IN} = 450 \text{ MHz}$		-87			-86			-84		dBFS
f <sub>IN</sub> = 765 MHz		-82			-80			-77		dBFS
f <sub>IN</sub> = 985 MHz		-85			-82			-79		dBFS
WORST OTHER, EXCLUDING SECOND OR THIRD HARMONIC <sup>2</sup>										
$f_{IN} = 10 \text{ MHz}$		-96			-98			-99		dBFS
$f_{IN} = 155 \text{ MHz}$		-97			-97	-86		-97		dBFS
$f_{IN} = 305 \text{ MHz}$		-97			-98			-97		dBFS
$f_{IN} = 450 \text{ MHz}$		-95			-96			-96		dBFS
$f_{IN} = 765 \text{ MHz}$		-92			-91			-88		dBFS
f <sub>IN</sub> = 985 MHz		-90			-89			-86		dBFS
TWO-TONE INTERMODULATION DISTORTION (IMD), A <sub>IN1</sub> AND A <sub>IN2</sub> = -7 dBFS										
$f_{IN1} = 154 \text{ MHz}, f_{IN2} = 157 \text{ MHz}$		-93			-90			-84		dBFS
$f_{iN1} = 302 \text{ MHz}, f_{iN2} = 305 \text{ MHz}$		-90			-90			-84		dBFS
CROSSTALK <sup>4</sup>		82			82			82		dB
FULL POWER BANDWIDTH <sup>5</sup>		1.4			1.4			1.4		GHz

<sup>1</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed. <sup>2</sup> Noise density is measured at a low analog input frequency (30 MHz).

<sup>3</sup> See Table 11 for recommended settings for full-scale voltage and buffer current setting.
<sup>4</sup> Crosstalk is measured at 155 MHz with a -1.0 dBFS analog input on one channel and no input on the adjacent channel.
<sup>5</sup> Measured with circuit shown in Figure 56.

#### Table 3. 600 MSPS AC Specifications, Analog Input = 1.80 V p-p

Parameter <sup>1</sup>	Min Typ	Max	Unit
ANALOG INPUT FULL SCALE	1.80		V p-p
SIGNAL-TO-NOISE RATIO (SNR)			
$f_{IN} = 10 \text{ MHz}$	66.6		dBFS
$f_{IN} = 155 \text{ MHz}$	67		dBFS
$f_{IN} = 305 \text{ MHz}$	66.8		dBFS
$f_{IN} = 450 \text{ MHz}$	66.4		dBFS
$f_{IN} = 765 \text{ MHz}$	66		dBFS
$f_{IN} = 985 \text{ MHz}$	65.5		dBFS
SIGNAL-TO-NOISE-AND-DISTORTION RATIO (SINAD)			
$f_{IN} = 10 \text{ MHz}$	66.5		dBFS
$f_{IN} = 155 \text{ MHz}$	66.8		dBFS
$f_{IN} = 305 \text{ MHz}$	66.5		dBFS
$f_{IN} = 450 \text{ MHz}$	66.3		dBFS
$f_{IN} = 765 \text{ MHz}$	65.4		dBFS
$f_{IN} = 985 \text{ MHz}$	64.8		dBFS
SPURIOUS-FREE DYNAMIC RANGE (SFDR)			
$f_{IN} = 10 \text{ MHz}$	86		dBFS
$f_{IN} = 155 \text{ MHz}$	81		dBFS
$f_{IN} = 305 \text{ MHz}$	81		dBFS
$f_{IN} = 450 \text{ MHz}$	84		dBFS
$f_{IN} = 765 \text{ MHz}$	76		dBFS
$f_{IN} = 985 \text{ MHz}$	75		dBFS

AD9694

Parameter <sup>1</sup>	Min	Тур	Max	Unit
WORST HARMONIC, SECOND OR THIRD				
$f_{IN} = 10 \text{ MHz}$		-86		dBFS
$f_{IN} = 155 \text{ MHz}$		-81		dBFS
$f_{IN} = 305 \text{ MHz}$		-81		dBFS
$f_{IN} = 450 \text{ MHz}$		-84		dBFS
$f_{IN} = 765 \text{ MHz}$		-76		dBFS
$f_{IN} = 985 \text{ MHz}$		-75		dBFS

<sup>1</sup> See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.

#### Table 4. 600 MSPS Power Consumption

Parameter	Min	Тур	Max	Unit
POWER SUPPLY				
AVDD1	0.95	0.975	1.00	V
AVDD1_SR	0.95	0.975	1.00	V
AVDD2	1.71	1.8	1.89	V
AVDD3	2.44	2.5	2.56	V
DVDD	0.95	0.975	1.00	V
DRVDD1	0.95	0.975	1.00	V
DRVDD2	1.71	1.8	1.89	V
SPIVDD	1.71	1.8	1.89	V
lavdd1		352	513	mA
lavdd1_sr		23	55	mA
I <sub>AVDD2</sub>		443	478	mA
I <sub>AVDD3</sub>		87	104	mA
		146	200	mA
l <sub>drvdd1</sub> <sup>2</sup>		183	235	mA
lorvdd2 <sup>2</sup>		23	28	mA
Ispivdd		1	1.6	mA
POWER CONSUMPTION				
Total Power Dissipation (Including Output Drivers) <sup>3</sup>		1.75	2.16	W

<sup>1</sup> Full bandwidth mode.

<sup>2</sup> All lanes running. Power dissipation on DRVDD1 changes with lane rate and number of lanes used.

#### **DIGITAL SPECIFICATIONS**

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.8 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V, SPIVDD = 1.8 V, 500 MSPS, clock divider = 4, 1.8 V p-p full-scale differential input, 0.5 V internal reference,  $A_{IN} = -1.0$  dBFS, default SPI settings, unless otherwise noted. Minimum and maximum specifications are guaranteed for the full operating junction temperature (T<sub>J</sub>) range of -40°C to +105°C. Typical specifications represent performance at T<sub>J</sub> = 50°C (T<sub>A</sub> = 25°C).

Table 5.				
Parameter	Min	Тур	Max	Unit
CLOCK INPUTS (CLK+, CLK–)				
Logic Compliance		LVDS/LVPEC	Ľ	
Differential Input Voltage	600	800	1600	mV p-p
Input Common-Mode Voltage		0.69		V
Input Resistance (Differential)		32		kΩ
Input Capacitance			0.9	pF
SYSTEM REFERENCE (SYSREF INPUTS) (SYSREF+, SYSREF-) <sup>1</sup>				
Logic Compliance		LVDS/LVPEC	Ľ	
Differential Input Voltage	400	800	1800	mV p-p
Input Common-Mode Voltage	0.6	0.69	2.2	V
Input Resistance (Differential)	18	22		kΩ
Input Capacitance (Single Ended per Pin)		0.7		pF

Parameter	Min	Тур	Мах	Unit
LOGIC INPUTS (PDWN/STBY)				
Logic Compliance		CMOS		
Logic 1 Voltage	$0.65 \times SPIVDD$			V
Logic 0 Voltage	0		$0.35 \times SPIVDD$	V
Input Resistance		10		MΩ
LOGIC INPUTS (SDIO, SCLK, CSB)				
Logic Compliance		CMOS		
Logic 1 Voltage	$0.65 \times SPIVDD$			V
Logic 0 Voltage	0		0.35 × SPIVDD	V
Input Resistance		56		kΩ
LOGIC OUTPUT (SDIO)				
Logic Compliance		CMOS		
Logic 1 Voltage (I <sub>OH</sub> = 800 μA)	SPIVDD – 0.45 V			V
Logic 0 Voltage (I <sub>oL</sub> = 50 μA)	0		0.45	V
SYNCIN INPUT (SYNCINB+AB/SYNCINB-AB/ SYNCINB+CD/SYNCINB-CD)				
Logic Compliance		LVDS/LVPECL/C	MOS	
Differential Input Voltage	400	800	1800	mV p-p
Input Common-Mode Voltage	0.6	0.69	2.2	V
Input Resistance (Differential)	18	22		kΩ
Input Capacitance (Single Ended per Pin)		0.7		pF
LOGIC OUTPUTS (FD_A, FD_B)				
Logic Compliance		CMOS		
Logic 1 Voltage	$0.8 \times SPIVDD$			V
Logic 0 Voltage	0		0.5	V
Input Resistance		56		kΩ
DIGITAL OUTPUTS (SERDOUT $x\pm$ , $x = 0$ TO 3)				
Logic Compliance		CML		
Differential Output Voltage		455.8		mV p-p
Short-Circuit Current (ID SHORT)		15		mA
Differential Termination Impedance		100		Ω

<sup>1</sup> DC-coupled input only.

#### SWITCHING SPECIFICATIONS

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.8 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V, SPIVDD = 1.8 V, 500 MSPS, clock divider = 4, 1.8 V p-p full-scale differential input, 0.5 V internal reference,  $A_{IN} = -1.0$  dBFS, default SPI settings, unless otherwise noted. Minimum and maximum specifications are guaranteed for the full operating junction temperature (T<sub>J</sub>) range of -40°C to +105°C. Typical specifications represent performance at T<sub>J</sub> = 50°C (T<sub>A</sub> = 25°C).

Table 6.				
Parameter	Min	Тур	Max	Unit
CLOCK				
Clock Rate (at CLK+/CLK– Pins)	0.3		2.4	GHz
Maximum Sample Rate <sup>1</sup>	600			MSPS
Minimum Sample Rate <sup>2</sup>	240			MSPS
Clock Pulse Width High	125			ps
Clock Pulse Width Low	125			ps
OUTPUT PARAMETERS				
Unit Interval (UI) <sup>3</sup>	62.5	100		ps
Rise Time (t <sub>R</sub> ) (20% to 80% into 100 $\Omega$ Load)		31.25		ps
Fall Time (t <sub>F</sub> ) (20% to 80% into 100 $\Omega$ Load)		31.37		ps
PLL Lock Time		5		ms
Data Rate per Channel (Nonreturn-to-Zero (NRZ)) <sup>4</sup>	1.5625	10	15	Gbps

Parameter	Min	Тур	Max	Unit
LATENCY⁵				
Pipeline Latency		54		Sample clock cycles
Fast Detect Latency			30	Sample clock cycles
APERTURE				
Aperture Delay (t <sub>A</sub> )		160		ps
Aperture Uncertainty (Jitter, t <sub>j</sub> )		44		fs rms
Out of Range Recovery Time		1		Sample clock cycles

 $^{\scriptscriptstyle 1}$  The maximum sample rate is the clock rate after the divider.

 $^{2}$  The minimum sample rate operates at 240 MSPS with L = 2 or L = 1. See SPI Register 0x011A to reduce the threshold of the clock detect circuit.

 $^3$  Baud rate = 1/UI. A subset of this range can be supported.

<sup>4</sup> Default L = 2 for each link. This number can be changed based on the sample rate and decimation ratio.

 $^{5}$  No DDCs used. L = 2, M = 2, F = 2 for each link.

#### TIMING SPECIFICATIONS

#### Table 7.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
CLK+ to SYSREF+ TIMING REQUIREMENTS	See Figure 3				
t <sub>su_sr</sub>	Device clock to SYSREF+ setup time		-44.8		ps
t <sub>H_SR</sub>	Device clock to SYSREF+ hold time		64.4		ps
SPITIMING REQUIREMENTS	See Figure 4				
t <sub>Ds</sub>	Setup time between the data and the rising edge of SCLK	4			ns
t <sub>DH</sub>	Hold time between the data and the rising edge of SCLK 2				ns
tськ	Period of the SCLK 40				ns
ts	Setup time between CSB and SCLK 2			ns	
t <sub>H</sub>	Hold time between CSB and SCLK 2			ns	
t <sub>HIGH</sub>	Minimum period that SCLK must be in a logic high state 10			ns	
t <sub>LOW</sub>	Minimum period that SCLK must be in a logic low state 10			ns	
t <sub>ACCESS</sub>	Maximum time delay between falling edge of SCLK and output data valid for a read operation		6	10	ns
t <sub>dis_sdio</sub>	Time required for the SDIO pin to switch from an output to an input relative to the CSB rising edge (not shown in Figure 4)	10			ns

#### **Timing Diagrams**



Figure 2. Data Output Timing (Full Bandwidth Mode; L = 4; M = 2; F = 1)



Figure 3. SYSREF  $\pm$  Setup and Hold Timing



Figure 4. Serial Port Interface Timing Diagram

# **ABSOLUTE MAXIMUM RATINGS**

Table 8.

Parameter	Rating
Electrical	
AVDD1 to AGND	1.05 V
AVDD1_SR to AGND	1.05 V
AVDD2 to AGND	2.00 V
AVDD3 to AGND	2.70 V
DVDD to DGND	1.05 V
DRVDD1 to DRGND	1.05 V
DRVDD2 to DRGND	2.00 V
SPIVDD to AGND	2.00 V
VIN±x to AGND	-0.3 V to AVDD3 + 0.3 V
CLK± to AGND	-0.3 V to AVDD1 + 0.3 V
SCLK, SDIO, CSB to DGND	-0.3 V to SPIVDD + 0.3 V
PDWN/STBY to DGND	-0.3 V to SPIVDD + 0.3 V
SYSREF± to AGND_SR	0 V to 2.5 V
SYNCINB±AB/SYNCINB±CD to DRGND	0 V to 2.5 V
Environmental	
Operating Junction Temperature Range	–40°C to +105°C
Maximum Junction Temperature	125°C
Storage Temperature Range (Ambient)	−65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.

 $\theta_{\text{JC\_BOT}}$  is the bottom junction to case thermal resistance.

Table 9.	Thermal	Resistance
----------	---------	------------

РСВ Туре	Airflow Velocity (m/sec)	θ <sub>JA</sub>	<b>Ө</b> JC_ВОТ	Unit
JEDEC	0.0	21.58 <sup>1, 2</sup>	1.95 <sup>1, 5</sup>	°C/W
2s2p Board	1.0	17.94 <sup>1, 2</sup>	N/A <sup>4</sup>	°C/W
	2.5	16.58 <sup>1, 2</sup>	N/A <sup>4</sup>	°C/W
10-Layer Board	0.0	9.74	1.00	°C/W

<sup>1</sup> Per JEDEC 51-7, plus JEDEC 51-5 2s2p test board.

<sup>2</sup> Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

<sup>3</sup> Per JEDEC JESD51-8 (still air).

<sup>4</sup> N/A means not applicable.

<sup>5</sup> Per MIL-STD 883, Method 1012.1.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



NOTES 1. EXPOSED PAD. ANALOG GROUND. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES THE GROUND REFERENCE FOR AVDDx, SPIVDD, DVDD, DRVDD1, AND DRVDD2. THIS EXPOSED PAD MUST BE CONNECTED TO GROUND FOR PROPER OPERATION.

Figure 5. Pin Configuration (Top View)

Table 1	0. Pin	Function	Descri	ptions
---------	--------	----------	--------	--------

Pin No.	Mnemonic	Туре	Description
0	AGND/EPAD	Ground	Exposed Pad. Analog Ground. The exposed thermal pad on the bottom of the package provides the ground reference for AVDDx, SPIVDD, DVDD, DRVDD1, and DRVDD2. This exposed pad must be connected to ground for proper operation.
1, 6, 49, 54	AVDD3	Supply	Analog Power Supply (2.5 V Nominal).
2, 3	VIN–A, VIN+A	Input	ADC A Analog Input Complement/True.
4, 5, 9, 46, 50, 51, 55, 72	AVDD2	Supply	Analog Power Supply (1.8 V Nominal).
7, 8	VIN+B, VIN–B	Input	ADC B Analog Input True/Complement.
10, 11, 44, 45, 56, 57, 58, 59, 62, 68, 69, 70, 71	AVDD1	Supply	Analog Power Supply (0.975 V Nominal).
12	VCM_AB	Output	Common-Mode Level Bias Output for Analog Input Channel A and Channel B.
13, 42	DVDD	Supply	Digital Power Supply (0.975 V Nominal).
14, 41	DGND	Ground	Ground Reference for DVDD and SPIVDD.
15	DRVDD2	Supply	Digital Power Supply for JESD204B PLL (1.8 V Nominal).
16	PDWN/STBY	Input	Power-Down Input (Active High). The operation of this pin depends on the SPI mode and can be configured as power-down or standby. Requires external 10 k $\Omega$ pull-down resistor.
17, 18, 35, 36	FD_A, FD_B, FD_D, FD_C	Output	Fast Detect Outputs for Channel A, Channel B, Channel C, and Channel D.
19	SYNCINB-AB	Input	Active Low JESD204B LVDS Sync Input Complement for Channel A and Channel B.
20	SYNCINB+AB	Input	Active Low JESD204B LVDS/CMOS Sync Input True for Channel A and Channel B.

Pin No.	Mnemonic	Туре	Description
21, 32	DRGND	Ground	Ground Reference for DRVDD1 and DRVDD2.
22, 31	DRVDD1	Supply	Digital Power Supply for SERDOUT Pins (0.975 V Nominal).
23, 24	SERDOUTAB0–, SERDOUTAB0+	Output	Lane 0 Output Data Complement/True for Channel A and Channel B.
25, 26	SERDOUTAB1–, SERDOUTAB1+	Output	Lane 1 Output Data Complement/True for Channel A and Channel B.
27, 28	SERDOUTCD1+, SERDOUTCD1–	Output	Lane 1 Output Data True/Complement for Channel C and Channel D.
29, 30	SERDOUTCD0+, SERDOUTCD0–	Output	Lane 0 Output Data True/Complement for Channel C and Channel D.
33	SYNCINB+CD	Input	Active Low JESD204B LVDS/CMOS Sync Input True for Channel C and Channel D.
34	SYNCINB-CD	Input	Active Low JESD204B LVDS Sync Input Complement for Channel C and Channel D.
37	SDIO	Input/output	SPI Serial Data Input/Output.
38	SCLK	Input	SPI Serial Clock.
39	CSB	Input	SPI Chip Select (Active Low).
40	SPIVDD	Supply	Digital Power Supply for SPI (1.8 V Nominal).
43	VCM_CD/VREF	Output/input	Common-Mode Level Bias Output for Analog Input Channel C and Channel D/0.5 V Reference Voltage Input. This pin is configurable through the SPI as an output or an input. Use this pin as the common-mode level bias output if using the internal reference. This pin requires a 0.5 V reference voltage input if using an external voltage reference source.
47, 48	VIN–D, VIN+D	Input	ADC D Analog Input Complement/True.
52, 53	VIN+C, VIN–C	Input	ADC C Analog Input True/Complement.
60, 61	CLK+, CLK–	Input	Clock Input True/Complement.
63, 67	AGND_SR	Ground	Ground Reference for SYSREF±.
64	AVDD1_SR	Supply	Analog Power Supply for SYSREF± (0.975 V Nominal).
65, 66	SYSREF+, SYSREF-	Input	Active Low JESD204B LVDS System Reference Input True/Complement. DC-coupled input only.

# **TYPICAL PERFORMANCE CHARACTERISTICS**

AVDD1 = 0.975 V, AVDD1\_SR = 0.975 V, AVDD2 = 1.80 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.8 V, SPIVDD = 1.8 V, specified maximum sampling rate, clock divider = 4, 1.8 V p-p full-scale differential input, 0.5 V internal reference,  $A_{IN} = -1.0$  dBFS, default SPI settings, unless otherwise noted. Minimum and maximum specifications are guaranteed for the full operating junction temperature (T<sub>1</sub>) range of -40°C to +105°C. Typical specifications represent performance at T<sub>1</sub> = 50°C (T<sub>A</sub> = 25°C).





Figure 12. SNR/SFDR vs. Sample Rate (fs), fin = 155 MHz



Figure 13. SNR/SFDR vs. Analog Input Frequency (fin)



Figure 14. SNR vs. Analog Input Frequency ( $f_{IN}$ ), First and Second Nyquist Zones;  $A_{IN}$  at -3 dBFS



Figure 15. SFDR vs. Analog Input Frequency ( $f_{\rm IN}$ ), First and Second Nyquist Zones;  $A_{\rm IN}$  at -3 dBFS



Figure 16. SNR vs. Analog Input Frequency (f\_{\rm IN}), Third Nyquist Zone  $A_{\rm IN}$  at –3 dBFS



Figure 17. SFDR vs. Analog Input Frequency ( $f_{IN}$ ), Third Nyquist Zone;  $A_{IN}$  at -3 dBFS



Figure 18. Two-Tone FFT; f<sub>IN1</sub> = 153.5 MHz, f<sub>IN2</sub> = 156.5 MHz



Figure 19. Two-Tone FFT; f<sub>IN1</sub> = 303.5 MHz, f<sub>IN2</sub> = 306.5 MHz



Figure 20. Two-Tone SFDR/IMD3 vs. Analog Input Amplitude (AIN) with  $f_{IN1} = 303.5 \text{ MHz} \text{ and } f_{IN2} = 306.5 \text{ MHz}$ 



120

110

100

90 80

70

60

50 40

30 20

10 0

-10 -20

-30 -40

-100

-90 -80 -70

SNR/SFDR (dB)

SFDR (dBFS)

SFDR (dBc)

SNR

-60

SNRFS

Figure 23. SNR/SFDR vs. Junction Temperature, f<sub>IN</sub> = 155 MHz



-40 -30 -20 -10

0









Figure 30. DDC Mode (4 DDCs; Decimate by 8; L = 1, M = 4, and F = 8) with  $f_{\rm IN}$  = 305 MHz



Figure 31. DDC Mode (4 DDCs, Decimate by 16, L = 1, M = 4, and F = 8) with  $f_{IN} = 305$  MHz



Figure 32. SNR vs. Differential Voltage (Clock Amplitude),  $f_{IN} = 155.3$  MHz



Figure 33. SFDR vs. Analog Input Frequency with Different Buffer Current Settings (First and Second Nyquist Zones)



Figure 34. SFDR vs. Analog Input Frequency with Different Buffer Current Settings (Third Nyquist Zone)



Figure 35. SFDR vs. Analog Input Frequency with Different Buffer Current Settings (Fourth Nyquist Zone)

#### 69 **INPUT FULL SCALE = 2.16V** 68 67 SNR (dBFS) 66 INPUT FULL SCALE = 1.44V 65 64 65 85 9 4808-133 05 125 145 165 185 205 245 265 465 225 365 ANALOG INPUT FREQUENCY (MHz)

Figure 36. SNR vs. Analog Input Frequency with Different Analog Input Full Scales (First and Second Nyquist Zones)



Figure 37. SNR vs. Analog Input Frequency with Different Analog Input Full Scales (Third Nyquist Zone)



Figure 38. SNR vs. Analog Input Frequency with Different Analog Input Full Scales (Fourth Nyquist Zone)



Figure 39. SFDR vs. Analog Input Frequency with Different Analog Input Full Scales (First and Second Nyquist Zones)



Figure 40. SFDR vs. Analog Input Frequency with Different Analog Input Full Scales (Third Nyquist Zone)



Figure 41. SFDR vs. Analog Input Frequency with Different Analog Input Full Scales (Fourth Nyquist Zone)



Figure 42. AVDD3 Power vs. Buffer Current Setting



### **EQUIVALENT CIRCUITS**



Figure 44. Analog Inputs











## THEORY OF OPERATION ADC ARCHITECTURE

The architecture of the AD9694 consists of an input buffered pipelined ADC. The input buffer is designed to provide a 200  $\Omega$  termination impedance to the analog input signal. The equivalent circuit diagram of the analog input termination is shown in Figure 44.

The input buffer provides a linear high input impedance (for ease of drive) and reduces kickback from the ADC. The buffer is optimized for high linearity, low noise, and low power. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate with a new input sample while at the same time, the remaining stages operate with the preceding samples. Sampling occurs on the rising edge of the clock.

#### ANALOG INPUT CONSIDERATIONS

The analog input to the AD9694 is a differential buffer with an internal common-mode voltage of 1.35 V. The clock signal alternately switches the input circuit between sample mode and hold mode. Either a differential capacitor or two single-ended capacitors can be placed on the inputs to provide a matching passive network. This configuration ultimately creates a low-pass filter at the input, which limits unwanted broadband noise. See Figure 74 and Figure 75 for details on input network recommendations.

For best dynamic performance, the source impedances driving VIN+x and VIN-x must be matched such that common-mode settling errors are symmetrical. These errors are reduced by the common-mode rejection of the ADC. An internal reference buffer creates a differential reference that defines the span of the ADC core.

Maximum SNR performance is achieved by setting the ADC to the largest span in a differential configuration. In the case of the AD9694, the available span is programmable through the SPI port from 1.44 V p-p to 2.16 V p-p differential, with 1.80 V p-p differential being the default.

#### Dither

The AD9694 has internal on-chip dither circuitry that improves the ADC linearity and SFDR particularly at smaller signal levels. A known but random amount of white noise is injected into the input of the AD9694. This dither improves the small signal linearity within the ADC transfer function and is precisely subtracted out digitally. The dither is turned on by default and does not reduce the ADC input dynamic range. The data sheet specifications and limits are obtained with the dither turned on. The dither can be disabled using SPI writes to Register 0x0922. Disabling the dither can slightly improve the SNR (by about 0.2 dB) at the expense of the small signal SFDR.

#### **Differential Input Configurations**

There are several ways to drive the AD9694, either actively or passively. However, optimum performance is achieved by driving the analog input differentially.

For applications where SNR and SFDR are key parameters, differential transformer coupling is the recommended input configuration (see Figure 55 and Figure 56) because the noise performance of most amplifiers is not adequate to achieve the true performance of the AD9694.

For low to midrange frequencies, a double balun or double transformer network (see Figure 55) is recommended for optimum performance of the AD9694. For higher frequencies in the second or third Nyquist zones, it is better to remove some of the front-end passive components to ensure wideband operation (see Figure 56).



Figure 55. Differential Transformer Coupled Configuration for First and Second Nyquist Frequencies



Figure 56. Differential Transformer Coupled Configuration for Third and Fourth Nyquist Zones

#### Input Common Mode

The analog inputs of the AD9694 are internally biased to the common mode as shown in Figure 57.

For dc-coupled applications, the recommended operation procedure is to export the common-mode voltage to the VCM\_CD/VREF pin using the SPI writes listed in this section. The common-mode voltage must be set by the exported value to ensure proper ADC operation. Disconnect the internal common-mode buffer from the analog input using Register 0x1908.

When performing SPI writes for dc coupling operation, use the following register settings in order:

- 1. Set Register 0x1908, Bit 2 to 1 to disconnect the internal common-mode buffer from the analog input.
- 2. Set Register 0x18A6 to 0x00 to turn off the voltage reference.
- 3. Set Register 0x18E6 to 0x00 to turn off the temperature diode export.
- 4. Set Register 0x18E0 to 0x04.
- 5. Set Register 0x18E1 to 0x1C.
- 6. Set Register 0x18E2 to 0x14.
- 7. Set Register 0x18E3, Bit 6 to 0x01 to turn on the VCM export.
- Set Register 0x18E3, Bits[5:0] to the buffer current setting (copy the buffer current setting from Register 0x1A4C and Register 0x1A4D to improve the accuracy of the commonmode export).

#### Analog Input Controls and SFDR Optimization

The AD9694 offers flexible controls for the analog inputs, such as buffer current and input full-scale adjustment. All of the available controls are shown in Figure 57.



Using Register 0x1A4C and Register 0x1A4D, , the buffer currents on each channel can be scaled to optimize the SFDR over various input frequencies and bandwidths of interest. As the input buffer currents are set, the amount of current required by the AVDD3 supply changes. This relationship is shown in Figure 58. For a complete list of buffer current settings, see Table 38.



In certain high frequency applications, the SFDR can be improved by reducing the full-scale setting.

Table 11 shows the recommended buffer current settings for the different analog input frequency ranges.

#### Table 11. SFDR Optimization for Input Frequencies

Nyquist Zone	Input Buffer Current Control Setting, Register 0x1A4C and Register 0x1A4D
First, Second, and Third Nyquist	240 (Register 0x1A4C, Bits[5:0] = Register 0x1A4D, Bits[5:0] = 01100)
Fourth Nyquist	400 (Register 0x1A4C, Bits[5:0] = Register 0x1A4D, Bits[5:0] = 10100)

#### Absolute Maximum Input Swing

The absolute maximum input swing allowed at the inputs of the AD9694 is 4.3 V p-p differential. Signals operating near or at this level can cause permanent damage to the ADC.

#### **VOLTAGE REFERENCE**

A stable and accurate 0.5 V voltage reference is built into the AD9694. This internal 0.5 V reference is used to set the full-scale input range of the ADC. The full-scale input range can be adjusted via the ADC function register (Register 0x1910). For more information on adjusting the input swing, see Table 38. Figure 59 shows the block diagram of the internal 0.5 V reference controls.



Figure 59. Internal Reference Configuration and Controls