## mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ANALOG10-/12-/14-Bit, 125 MSPSDEVICESDual TxDAC+ Digital-to-Analog Converters

### **Data Sheet**

### AD9763/AD9765/AD9767

#### FEATURES

10-/12-/14-bit dual transmit digital-to-analog converters (DACs) 125 MSPS update rate Excellent SFDR to Nyquist @ 5 MHz output: 75 dBc Excellent gain and offset matching: 0.1% Fully independent or single-resistor gain control Dual-port or interleaved data On-chip 1.2 V reference 5 V or 3.3 V operation Power dissipation: 380 mW @ 5 V Power-down mode: 50 mW @ 5 V 48-lead LQFP

#### **APPLICATIONS**

Communications Base stations Digital synthesis Quadrature modulation 3D ultrasound

#### **GENERAL DESCRIPTION**

The AD9763/AD9765/AD9767 are dual-port, high speed, 2-channel, 10-/12-/14-bit CMOS DACs. Each part integrates two high quality TxDAC+\* cores, a voltage reference, and digital interface circuitry into a small 48-lead LQFP. The AD9763/ AD9765/AD9767 offer exceptional ac and dc performance while supporting update rates of up to 125 MSPS.

The AD9763/AD9765/AD9767 have been optimized for processing I and Q data in communications applications. The digital interface consists of two double-buffered latches as well as control logic. Separate write inputs allow data to be written to the two DAC ports independent of one another. Separate clocks control the update rate of the DACs.

A mode control pin allows the AD9763/AD9765/AD9767 to interface to two separate data ports, or to a single interleaved high speed data port. In interleaving mode, the input data stream is demuxed into its original I and Q data and then latched. The I and Q data is then converted by the two DACs and updated at half the input data rate.

The GAINCTRL pin allows two modes for setting the full-scale current ( $I_{OUTFS}$ ) of the two DACs.  $I_{OUTFS}$  for each DAC can be set independently using two external resistors, or  $I_{OUTFS}$  for both DACs can be set by using a single external resistor. See the Gain Control Mode section for important date code information on this feature.

#### FUNCTIONAL BLOCK DIAGRAM



The DACs utilize a segmented current source architecture combined with a proprietary switching technique to reduce glitch energy and maximize dynamic accuracy. Each DAC provides differential current output, thus supporting single-ended or differential applications. Both DACs of the AD9763, AD9765, or AD9767 can be simultaneously updated and can provide a nominal full-scale current of 20 mA. The full-scale currents between each DAC are matched to within 0.1%.

The AD9763/AD9765/AD9767 are manufactured on an advanced, low cost CMOS process. They operate from a single supply of 3.3 V to 5 V and consume 380 mW of power.

#### **PRODUCT HIGHLIGHTS**

- 1. The AD9763/AD9765/AD9767 are members of a pincompatible family of dual TxDACs providing 8-, 10-, 12-, and 14-bit resolution.
- 2. Dual 10-/12-/14-Bit, 125 MSPS DACs. A pair of high performance DACs for each part is optimized for low distortion performance and provides flexible transmission of I and Q information.
- 3. Matching. Gain matching is typically 0.1% of full scale, and offset error is better than 0.02%.
- 4. Low Power. Complete CMOS dual DAC function operates on 380 mW from a 3.3 V to 5 V single supply. The DAC full-scale current can be reduced for lower power operation, and a sleep mode is provided for low power idle periods.
- 5. On-Chip Voltage Reference. The AD9763/AD9765/AD9767 each include a 1.20 V temperature-compensated band gap voltage reference.
- 6. Dual 10-/12-/14-Bit Inputs. The AD9763/AD9765/AD9767 each feature a flexible dual-port interface, allowing dual or interleaved input data.

#### Rev. G

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### **TABLE OF CONTENTS**

Features
Applications
General Description
Functional Block Diagram 1
Product Highlights 1
Revision History 2
Specifications
DC Specifications
Dynamic Specifications 6
Digital Specifications7
Absolute Maximum Ratings
Thermal Resistance
ECD Caution 9
ESD Caution
Pin Configuration and Function Descriptions
ESD Caution8Pin Configuration and Function Descriptions9Typical Performance Characteristics11AD976311AD976514AD976717Terminology20
ESD Caution8Pin Configuration and Function Descriptions9Typical Performance Characteristics11AD976311AD976514AD976717Terminology20Theory of Operation21
ESD Caution8Pin Configuration and Function Descriptions9Typical Performance Characteristics11AD976311AD976514AD976717Terminology20Theory of Operation21Functional Description21
ESD Caution8Pin Configuration and Function Descriptions9Typical Performance Characteristics11AD976311AD976514AD976717Terminology20Theory of Operation21Functional Description21Reference Operation22
ESD Caution8Pin Configuration and Function Descriptions9Typical Performance Characteristics11AD976311AD976514AD976717Terminology20Theory of Operation21Functional Description21Reference Operation22Gain Control Mode22
ESD Caution8Pin Configuration and Function Descriptions9Typical Performance Characteristics11AD976311AD976514AD976717Terminology20Theory of Operation21Functional Description21Reference Operation22Gain Control Mode22Setting the Full-Scale Current22
ESD Caution8Pin Configuration and Function Descriptions9Typical Performance Characteristics11AD976311AD976514AD976717Terminology20Theory of Operation21Functional Description21Reference Operation22Gain Control Mode22Setting the Full-Scale Current22DAC Transfer Function23

#### **REVISION HISTORY**

#### Revision History: AD9763/AD9765/AD9767

#### 8/11—Rev. F to Rev. G

Changes to Gain Control Mode Section and Setting the Full-	
Scale Current Section	. 22
Changes to DAC Transfer Function Section	. 23
Changes to Power Supply Rejection Section	. 29

#### 6/09—Rev. E to Rev. F

Replaced Figure 86 to Figure 90 with Figure 86 to Figure 91,	
Deleted Original Figure 91 to Figure 94	34

#### 1/08—Revision E: Initial Combined Version

Digital Inputs 24
DAC Timing
Sleep Mode Operation
Power Dissipation
Applying the AD9763/AD9765/AD976728
Output Configurations
Differential Coupling Using a Transformer
Differential Coupling Using an Op Amp28
Single-Ended, Unbuffered Voltage Output
Single-Ended, Buffered Voltage Output Configuration 29
Power and Grounding Considerations
Applications Information31
VDSL Example Applications Using the AD9765 and AD9767
Quadrature Amplitude Modulation (QAM) Example Using the AD9763
CDMA
Evaluation Board
General Description
Schematics
Evaluation Board Layout40
Outline Dimensions
Ordering Guide

#### **Revision History: AD9763**

#### 1/08-Rev. D to Rev. E

Combined with AD9765 and AD9767 Data Sheets	Universal
Changes to Figure 1	1
Changes to Applications Section	1
Changes to Timing Diagram Section	7
Added Figure 4 and Figure 5	9
Changes to Table 6	10
Change to Typical Performance Characteristics Section	
Conditions Statement	
Added Figure 23 to Figure 56	14
Added Note to Figure 58	
Changes to Functional Description Section	
Changes to Figure 59 and Figure 60	22
Changes to Gain Control Mode Section	22
-	

### **Data Sheet**

### AD9763/AD9765/AD9767

Replaced Reference Control Amplifier Section with Setting

the Full-Scale Current Section	22
Changes to DAC Transfer Section	23
Change to Analog Outputs Section	24
Changes to Dual-Port Mode Timing	24
Changes to Interleaved Mode Timing Section	25
Added Figure 64	25
Change to Differential Coupling Using a Transformer Section	28
Changes to Power and Grounding Considerations Section	30
Added VDSL Example Applications Using the AD9765 and	
AD9767 Section	31
Added Figure 79 to Figure 82	31
Changes to Figure 84	32
Changes to CDMA Section	33
Changes to Figure 85 Caption	33
Changes to Figure 86	34
Changes to Figure 88	36
Changes to Ordering Guide	40

#### 9/06—Rev. C to Rev. D

Updated Format	Universal
Renumbered Figures	Universal
Changes to Specifications Section	3
Changes to Applications Section	21
Updated Outline Dimensions	32
Changes to Ordering Guide	32

#### 10/01—Rev. B to Rev. C

Changes to	Figure 29		1
Changes to	Figure 29	2	

2/00—Rev. A to Rev. B

#### 12/99—Rev. 0 to Rev. A

#### **Revision History: AD9765**

1/08—Rev. C to Rev. E	
Combined with AD9763 and AD9767 Data Sheets Univer	rsal
Changes to Figure 1	1
Changes to Applications Section	1
Changes to Timing Diagram Section	7
Change to Absolute Maximum Ratings	8
Added Figure 3 and Figure 5	9
Changes to Table 6	10
Added Figure 6 to Figure 22	11
Added Figure 40 to Figure 56	17
Added Note to Figure 58	20
Changes to Functional Description Section	22
Changes to Reference Operation Section	22
Changes to Figure 59 and Figure 60	22
Changes to Gain Control Mode Section	22
Replaced Reference Control Amplifier Section with Setting	
the Full-Scale Current Section	22
Changes to DAC Transfer Section	23

Changes to Interleaved Mode Timing Section	25
Added Figure 64	25
Changes to Power and Grounding Considerations Section	30
Added Figure 80 and Figure 82	31
Changes to Quadrature Amplitude Modulation (QAM)	
Example Using the AD9763 Section	32
Changes to Figure 83 and Figure 84	32
Changes to CDMA Section	33
Changes to Figure 85 Caption	33
Changes to Figure 86	34
Changes to Figure 88	
Changes to Ordering Guide	40

#### 9/06—Rev. B to Rev. C

Updated Format	Universal
Changes to Figure 2	5
Changes to Figure 3	7
Changes to Functional Description Section	12
Changes to Figure 25 and Figure 26	15
Changes to Figure 28 and Figure 29	16
Changes to Power Dissipation Section	17
Changes to Power and Grounding Considerations Sec	tion19
Changes to Figure 39	19
Changes to Figure 45	
Changes to Evaluation Board Section	24
Changes to Figure 47	24
Updated Outline Dimensions	
Changes to Ordering Guide	

#### 2/00—Rev. A to Rev. B

12/99—Rev. 0 to Rev. A

8/99—Revision 0: Initial Version

#### **Revision History: AD9767**

#### 1/08—Rev. C to Rev. E

Combined with AD9763 and AD9765 Data Sheets Universal
Changes to Figure 11
Changes to Features Section1
Changes to Applications Section1
Changes to Timing Diagram Section7
Change to Absolute Maximum Ratings
Added Figure 3 and Figure 49
Changes to Table 610
Added Figure 6 to Figure 3911
Added Note to Figure 5820
Changes to Functional Description Section
Changes to Reference Operation Section
Changes to Figure 59 and Figure 6022
Changes to Gain Control Mode Section
Replaced Reference Control Amplifier Section with Setting
the Full-Scale Current Section
Changes to DAC Transfer Section23

n	9	÷.	9	C	ŀ	1	6	ĥ	0	ł	ŀ
ν	a	L.	a	J	ļ	ļ	U	7	G		Ļ

24
25
25
28
30
31
32
32
33
33
34
36
40

#### 10/06—Rev. B to Rev. C

Updated Format	. Universal
Changes to Figure 2	5
Changes to Figure 3	7
Changes to Functional Description Section	
Changes to Figure 25 and Figure 26	
Changes to Figure 28 and Figure 29	
Changes to Power Dissipation Section	
Changes to Figure 39	
Changes to Power and Grounding Considerations Sec	tion 19
Changes to Figure 45	22
Changes to Figure 47	
Updated Outline Dimensions	
Changes to Ordering Guide	
2/00—Rev. A to Rev. B	

12/99—Rev. 0 to Rev. A

8/99—Revision 0: Initial Version

### **SPECIFICATIONS**

#### DC SPECIFICATIONS

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 3.3 V or 5 V, DVDD1 = DVDD2 = 3.3 V or 5 V,  $I_{OUTFS}$  = 20 mA, unless otherwise noted.

#### Table 1.

	AD9763			AD9765		AD9767				
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
RESOLUTION	10			12			14			Bits
DC ACCURACY <sup>1</sup>										
Integral Linearity Error (INL)	-1	±0.1	+1							LSB
$T_A = 25^{\circ}C$				-1.5	±0.4	+1.5	-3.5	±1.5	+3.5	LSB
T <sub>MIN</sub> to T <sub>MAX</sub>				-2.0		+2.0	-4.0		+4.0	LSB
Differential Nonlinearity (DNL)										LSB
$T_A = 25^{\circ}C$	-0.5	±0.07	+0.5	-0.75	±0.3	+0.75	-2.5	±1.0	+2.5	LSB
T <sub>MIN</sub> to T <sub>MAX</sub>				-1.0		+1.0	-3.0		+3.0	LSB
ANALOG OUTPUT										
Offset Error	-0.02		+0.02	-0.02		+0.02	-0.02		+0.02	% of FSR
Gain Error Without Internal Reference	-2	±0.25	+2	-2	±0.25	+2	-2	±0.25	+2	% of FSR
Gain Error with Internal Reference	-5	±1	+5	-5	±1	+5	-5	±1	+5	% of FSR
Gain Match	-1.6	±0.1	+1.6	-1.6	±0.1	+1.6	-1.6	±0.1	+1.6	% of FSR
	-0.14		+0.14	-0.14		+0.14	-0.14		+0.14	dB
Full-Scale Output Current <sup>2</sup>	2.0		20.0	2.0		20.0	2.0		20.0	mA
Output Compliance Range	-1.0		+1.25	-1.0		+1.25	-1.0		+1.25	V
Output Resistance		100			100			100		kΩ
Output Capacitance		5			5			5		pF
REFERENCE OUTPUT										
Reference Voltage	1.14	1.20	1.26	1.14	1.20	1.26	1.14	1.20	1.26	V
Reference Output Current <sup>3</sup>		100			100			100		nA
REFERENCE INPUT										
Input Compliance Range	0.1		1.25	0.1		1.25	0.1		1.25	V
Reference Input Resistance		1			1			1		MΩ
Small-Signal Bandwidth		0.5			0.5			0.5		MHz
TEMPERATURE COEFFICIENTS										
Offset Drift		0			0			0		ppm of FSR/°C
Gain Drift Without Internal Reference		±50			±50			±50		ppm of FSR/°C
Gain Drift with Internal Reference		±100			±100			±100		ppm of FSR/°C
Reference Voltage Drift		±50			±50			±50		ppm/°C
POWER SUPPLY										
Supply Voltages										
AVDD	3	5	5.5	3	5	5.5	3	5	5.5	V
DVDD1, DVDD2	2.7	5	5.5	2.7	5	5.5	2.7	5	5.5	V
Analog Supply Current (IAVDD)		71	75		71	75		71	75	mA
Digital Supply Current (IDVDD) <sup>4</sup>		5	7		5	7		5	7	mA
Digital Supply Current (I <sub>DVDD</sub> ) <sup>5</sup>			15			15			15	mA
Supply Current Sleep Mode (I <sub>AVDD</sub> )		8	12.0		8	12.0		8	12.0	mA
Power Dissipation <sup>4</sup> (5 V, $I_{OUTFS} = 20 \text{ mA}$ )		380	410		380	410		380	410	mW
Power Dissipation <sup>5</sup> (5 V, $I_{OUTFS} = 20 \text{ mA}$ )		420	450		420	450		420	450	mW
Power Dissipation <sup>6</sup> (5 V, $I_{OUTFS} = 20 \text{ mA}$ )		450			450			450		mW
Power Supply Rejection Ratio <sup>7</sup> —AVDD	-0.4		+0.4	-0.4		+0.4	-0.4		+0.4	% of FSR/V
Power Supply Rejection Ratio <sup>7</sup> —DVDD	-0.025		+0.025	-0.025		+0.025	-0.025		+0.025	% of FSR/V
OPERATING RANGE	-40		+85	-40		+85	-40		+85	°C

 $^{\rm 1}$  Measured at  $I_{\rm OUTA}$  driving a virtual ground.

 $^2$  Nominal full-scale current,  $I_{\text{OUTFS}}$ , is 32 times the  $I_{\text{REF}}$  current.

<sup>3</sup> An external buffer amplifier with input bias current <100 nA should be used to drive any external load.

 $^4$  Measured at  $f_{\text{CLK}}$  = 25 MSPS and  $f_{\text{OUT}}$  = 1.0 MHz.

 $^5$  Measured at  $f_{\text{CLK}}$  = 100 MSPS and  $f_{\text{OUT}}$  = 1 MHz.

<sup>6</sup> Measured as unbuffered voltage output with I<sub>OUTFS</sub> = 20 mA and R<sub>LOAD</sub> = 50 Ω at I<sub>OUTA</sub> and I<sub>OUTB</sub>, f<sub>CLK</sub> = 100 MSPS, and f<sub>OUT</sub> = 40 MHz.

 $^7$  ±10% power supply variation.

#### DYNAMIC SPECIFICATIONS

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 3.3 V or 5 V, DVDD1 = DVDD2 = 3.3 V or 5 V, I<sub>OUTFS</sub> = 20 mA, differential transformer-coupled output, 50  $\Omega$  doubly terminated, unless otherwise noted.

#### Table 2.

	AD9763			AD9765			AD9767			
Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
DYNAMIC PERFORMANCE										
Maximum Output Update Rate (f <sub>CLK</sub> )	125			125			125			MSPS
Output Settling Time ( $t_{ST}$ ) to 0.1% <sup>1</sup>		35			35			35		ns
Output Propagation Delay (tPD)		1			1			1		ns
Glitch Impulse		5			5			5		pV-s
Output Rise Time (10% to 90%) <sup>1</sup>		2.5			2.5			2.5		ns
Output Fall Time (90% to 10%) <sup>1</sup>		2.5			2.5			2.5		ns
Output Noise (I <sub>OUTFS</sub> = 20 mA)		50			50			50		pA/√Hz
Output Noise ( $I_{OUTFS} = 2 \text{ mA}$ )		30			30			30		pA/√Hz
AC LINEARITY										
Spurious-Free Dynamic Range to Nyguist										
$f_{CLK} = 100 \text{ MSPS}, f_{OUT} = 1.00 \text{ MHz}$										
0 dBFS Output	69	78		70	81		71	82		dBc
-6 dBFS Output		74			77			77		dBc
–12 dBFS Output		69			72			73		dBc
–18 dBFS Output		61			70			70		dBc
$f_{CLK} = 65$ MSPS, $f_{OUT} = 1.00$ MHz		79			81			82		dBc
fciк = 65 MSPS, four = 2.51 MHz		78			79			80		dBc
$f_{CLK} = 65$ MSPS, $f_{OUT} = 5.02$ MHz		75			78			79		dBc
fciк = 65 MSPS, four = 14.02 MHz		66			68			70		dBc
$f_{CLK} = 65 \text{ MSPS}, f_{OUT} = 25 \text{ MHz}$		55			55			55		dBc
fciк = 125 MSPS, four = 25 MHz		67			67			67		dBc
$f_{CLK} = 125$ MSPS, $f_{OUT} = 40$ MHz		60			60			70		dBc
Spurious-Free Dynamic Range Within a Window										
$f_{CLK} = 100$ MSPS, $f_{OUT} = 1.00$ MHz; 2 MHz Span	78	85		80	90		82	91		dBc
$f_{CLK} = 50$ MSPS, $f_{OUT} = 5.02$ MHz; 10 MHz Span		80			88			88		dBc
$f_{CLK} = 65$ MSPS, $f_{OUT} = 5.03$ MHz; 10 MHz Span		82			88			88		dBc
$f_{CLK} = 125$ MSPS, $f_{OUT} = 5.04$ MHz; 10 MHz Span		82			88			88		dBc
Total Harmonic Distortion										
$f_{CLK} = 100 \text{ MSPS}, f_{OUT} = 1.00 \text{ MHz}$		-77	-69		-80	-70		-81	-71	dBc
fciк = 50 MSPS, four = 2.00 MHz		-77			-78			-79		dBc
$f_{CLK} = 125$ MSPS, $f_{OUT} = 4.00$ MHz		-74			-75			-83		dBc
$f_{CLK} = 125$ MSPS, $f_{OUT} = 10.00$ MHz		-72			-75			-80		dBc
Multitone Power Ratio (Eight Tones at 110 kHz Spacing)										
$f_{CLK} = 65$ MSPS. $f_{OLT} = 2.00$ MHz to 2.99 MHz										
0 dBFS Output		76			80			80		dBc
-6 dBFS Output		74			79			79		dBc
-12 dBFS Output		71			77			78		dBc
-18 dBFS Output		67			75			76		dBc
Channel Isolation										
fciк = 125 MSPS, four = 10 MHz		85			85			85		dBc
$f_{CLK} = 125$ MSPS, $f_{OUT} = 40$ MHz		77			77			77		dBc

 $^{\scriptscriptstyle 1}$  Measured single-ended into 50  $\Omega$  load.

#### **DIGITAL SPECIFICATIONS**

 $T_{MIN}$  to  $T_{MAX}$ , AVDD = 3.3 V or 5 V, DVDD1 = DVDD2 = 3.3 V or 5 V,  $I_{OUTFS}$  = 20 mA, unless otherwise noted.

Table 3.					
Parameter	Min	Тур	Max	Unit	
DIGITAL INPUTS					
Logic 1 Voltage @ DVDD1 = DVDD2 = 5 V	3.5	5		V	
Logic 1 Voltage @ DVDD1 = DVDD2 = 3.3 V	2.1	3		V	
Logic 0 Voltage @ DVDD1 = DVDD2 = 5 V		0	1.3	V	
Logic 0 Voltage @ DVDD1 = DVDD2 = 3.3 V	0		0.9	V	
Logic 1 Current	-10		+10	μA	
Logic 0 Current	-10		+10	μA	
Input Capacitance		5		pF	
Input Setup Time (ts)	2.0			ns	
Input Hold Time (t <sub>H</sub> )	1.5			ns	
Latch Pulse Width (t <sub>LPW</sub> , t <sub>CPW</sub> )	3.5			ns	

#### **Timing Diagram**

See Table 3 and the DAC Timing section for more information about the timing specifications.



Figure 2. Timing Diagram for Dual and Interleaved Modes

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 4.

	With	
Parameter	Respect To	Rating
AVDD	ACOM	–0.3 V to +6.5 V
DVDD1, DVDD2	DCOM1/DCOM2	–0.3 V to +6.5 V
ACOM	DCOM1/DCOM2	–0.3 V to +0.3 V
AVDD	DVDD1/DVDD2	–6.5 V to +6.5 V
MODE,	DCOM1/DCOM2	-0.3 V to DVDD1/
CLK1/IQCLK,		DVDD2 + 0.3 V
CLK2/IQRESET,		
WRT1/IQWRT,		
WR12/IQSEL		
Digital Inputs	DCOM1/DCOM2	-0.3 V to DVDD1/
		DVDD2 + 0.3 V
Iouta1/Iouta2,	ACOM	-1.0 V to AVDD + 0.3 V
IOUTB1/IOUTB2		
REFIO, FSADJ1,	ACOM	–0.3 V to AVDD + 0.3 V
FSADJ2		
GAINCTRL, SLEEP	ACOM	-0.3 V to AVDD + 0.3 V
Junction		150°C
Temperature		
Storage		-65°C to +150°C
Temperature		
Range		
Lead Temperature		300°C
(10 sec)		

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

#### Table 5. Thermal Resistance

Package Type	Αιθ	Unit
48-Lead LQFP	91	°C/W

#### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### Data Sheet

### AD9763/AD9765/AD9767

00617-005

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. AD9765 Pin Configuration

Pin No.		Pin No.		
AD9763	AD9765	AD9767	Mnemonic	Description
1 to 10	1 to 12	1 to 14	DBxP1	Data Bit Pins (Port 1)
11 to 14, 33 to 36	13, 14, 35, 36	N/A	NC	No Connect
15, 21	15, 21	15, 21	DCOM1, DCOM2	Digital Common
16, 22	16, 22	16, 22	DVDD1, DVDD2	Digital Supply Voltage
17	17	17	WRT1/IQWRT	Input Write Signal for PORT 1 (IQWRT in Interleaving Mode)
18	18	18	CLK1/IQCLK	Clock Input for DAC1 (IQCLK in Interleaving Mode)
19	19	19	CLK2/IQRESET	Clock Input for DAC2 (IQRESET in Interleaving Mode)
20	20	20	WRT2/IQSEL	Input Write Signal for PORT 2 (IQSEL in Interleaving Mode)
23 to 32	23 to 34	23 to 36	DBxP2	Data Bit Pins (Port 2)
37	37	37	SLEEP	Power-Down Control Input
38	38	38	ACOM	Analog Common
39, 40	39, 40	39, 40	Iouta2, Ioutb2	Port 2 Differential DAC Current Outputs
41	41	41	FSADJ2	Full-Scale Current Output Adjust for DAC2
42	42	42	GAINCTRL	Master/Slave Resistor Control Mode
43	43	43	REFIO	Reference Input/Output
44	44	44	FSADJ1	Full-Scale Current Output Adjust for DAC1
45, 46	45, 46	45, 46	IOUTB1, IOUTA1	Port 1 Differential DAC Current Outputs
47	47	47	AVDD	Analog Supply Voltage
48	48	48	MODE	Mode Select (1 = dual port, $0 = interleaved$ )

#### Table 6. Pin Function Descriptions

### TYPICAL PERFORMANCE CHARACTERISTICS

#### AD9763

AVDD = 3.3 V or 5 V, DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, 50  $\Omega$  doubly terminated load, differential output,  $T_A$  = 25°C, SFDR up to Nyquist, unless otherwise noted.



Rev. G | Page 11 of 44

65

60

55

-20

-16

-12

A<sub>OUT</sub> (dBFS)

Figure 14. Dual-Tone SFDR vs. Aout @ fout = fclk/7



16.9MHz/18.1MHz @ 125MSPS

-4

-8









Figure 17. Typical DNL

00617-014

0

### **Data Sheet**

#### 85 f<sub>OUT</sub> = 1MHz 80 75 f<sub>OUT</sub> = 10MHz 70 SFDR (dBc) $f_{OUT} = 25MHz$ 65 60 f<sub>OUT</sub> = 40MHz 55 50 $f_{OUT} = 60MHz$ 45 00617-018 -60 -20 20 40 60 80 100 -40 0 TEMPERATURE (°C) Figure 18. SFDR vs. Temperature @ $f_{CLK} = 125$ MSPS, 0 dBFS











### AD9763/AD9765/AD9767

#### AD9765

AVDD = 3.3 V or 5 V, DVDD = 3.3 V or 5 V,  $I_{OUTFS}$  = 20 mA, 50  $\Omega$  doubly terminated load, differential output,  $T_A$  = 25°C, SFDR up to Nyquist, unless otherwise noted.



### **Data Sheet**



### AD9763/AD9765/AD9767



Figure 32. SINAD vs. fclk and Ioutrs @ fout = 5 MHz and 0 dBFS



Figure 30. Single-Tone SFDR vs. Aout @  $f_{OUT} = f_{CLK}/5$ 











Figure 36. Gain and Offset Error vs. Temperature @  $f_{CLK} = 125$  MSPS









#### AD9767

AVDD = 3.3 V or 5 V, DVDD = 3.3 V or 5 V,  $I_{OUTES}$  = 20 mA, 50  $\Omega$  doubly terminated load, differential output,  $T_A$  = 25°C, SFDR up to Nyquist, unless otherwise noted.

















### **Data Sheet**

#### 85 f<sub>OUT</sub> = 1MHz 80 f<sub>OUT</sub> = 10MHz 75 70 SFDR (dBc) f<sub>OUT</sub> = 25MHz 65 f<sub>OUT</sub> = 40MHz 60 55 f<sub>OUT</sub> = 60MHz 50 45 └─ -60 00617-052 -40 -20 0 20 40 60 80 100 TEMPERATURE (°C) Figure 52. SFDR vs. Temperature @ 125 MSPS, 0 dBFS













### AD9763/AD9765/AD9767

### **TERMINOLOGY**

#### Linearity Error (Integral Nonlinearity or INL)

Linearity error is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

#### Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

#### Monotonicity

A DAC is monotonic if the output either increases or remains constant as the digital input increases.

#### **Offset Error**

Offset error is the deviation of the output current from the ideal of zero. For I<sub>OUTA</sub>, 0 mA output is expected when the inputs are all 0s. For I<sub>OUTB</sub>, 0 mA output is expected when all inputs are set to 1s.

#### **Gain Error**

Gain error is the difference between the actual and ideal output spans. The actual span is determined by the output when all inputs are set to 1s minus the output when all inputs are set to 0s.

#### **Output Compliance Range**

The output compliance range is the range of allowable voltage at the output of a current-output DAC. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown resulting in nonlinear performance.

#### **Temperature Drift**

Temperature drift is specified as the maximum change from the ambient (25°C) value to the value at either  $T_{MIN}$  or  $T_{MAX}$ . For offset and gain drift, the drift is reported in part per million (ppm) of full-scale range (FSR) per degree Celsius. For reference drift, the drift is reported in ppm per degree Celsius (ppm/°C).

#### Power Supply Rejection (PSR)

PSR is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

#### Settling Time

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

#### **Glitch Impulse**

Asymmetrical switching times in a DAC give rise to undesired output transients that are quantified by a glitch impulse. It is specified as the net area of the glitch in picovolts per second (pV-s).

#### Spurious-Free Dynamic Range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal. It is expressed as a percentage or in decibels (dB).

### THEORY OF OPERATION



Figure 57. Basic AC Characterization Test Setup for AD9763/AD9765/AD9767, Testing Port 1 in Dual-Port Mode, Using Independent GAINCTRL Resistors on FSADJ1 and FSADJ2



NOTES 1. IN THIS CONFIGURATION, THE 22nF CAPACITOR AND 256 $\Omega$  RESISTOR ARE NOT REQUIRED BECAUSE R<sub>SET</sub> = 2k $\Omega$ .

**FUNCTIONAL DESCRIPTION** 

Figure 58 shows a simplified block diagram of the AD9763/ AD9765/AD9767. The AD9763/AD9765/AD9767 consist of two DACs, each one with its own independent digital control logic and full-scale output current control. Each DAC contains a PMOS current source array capable of providing up to 20 mA of full-scale current (IOUTES).

The array is divided into 31 equal currents that make up the five most significant bits (MSBs). The next four bits, or middle bits, consist of 15 equal current sources whose value is 1/16th of an MSB current source. The remaining LSB is a binary weighted fraction of the middle bit current sources. Implementing the middle and lower bits with current sources, instead of an R-2R ladder, enhances the dynamic performance for multitone or low amplitude signals and helps maintain the high output impedance of each DAC (that is, >100 k $\Omega$ ).

Figure 58. Simplified Block Diagram

All of these current sources are switched to one of the two output nodes (that is,  $I_{OUTA}$  or  $I_{OUTB}$ ) via the PMOS differential current switches. The switches are based on a new architecture that drastically improves distortion performance. This new switch architecture reduces various timing errors and provides matching complementary drive signals to the inputs of the differential current switches.

The analog and digital sections of the AD9763/AD9765/AD9767 have separate power supply inputs (that is, AVDD and DVDD1/ DVDD2) that can operate independently at 3.3 V or 5 V. The digital section, which is capable of operating up to a 125 MSPS clock rate, consists of edge-triggered latches and segment decoding logic circuitry. The analog section includes the PMOS current sources, the associated differential switches, a 1.20 V band gap voltage reference, and two reference control amplifiers.

The full-scale output current of each DAC is regulated by separate reference control amplifiers and can be set from 2 mA to 20 mA via an external network connected to the full scale adjust (FSADJ) pin. The external network, in combination with both the reference control amplifier and voltage reference ( $V_{REFIO}$ ) sets the reference current  $I_{REF}$ , which is replicated to the segmented current sources with the proper scaling factor. The full-scale current ( $I_{OUTFS}$ ) is  $32 \times I_{REF}$ .

#### **REFERENCE OPERATION**

The AD9763/AD9765/AD9767 contain an internal 1.20 V band gap reference. This can easily be overridden by a low noise external reference with no effect on performance. REFIO serves as either an input or output, depending on whether the internal or an external reference is used. To use the internal reference, simply decouple the REFIO pin to ACOM with a 0.1  $\mu$ F capacitor. The internal reference voltage is present at REFIO. If the voltage at REFIO is used elsewhere in the circuit, an external buffer amplifier with an input bias current of less than 100 nA should be used. An example of the use of the internal reference is shown in Figure 59.



Figure 59. Internal Reference Configuration

An external reference can be applied to REFIO as shown in Figure 60. The external reference can provide either a fixed reference voltage to enhance accuracy and drift performance or a varying reference voltage for gain control. The 0.1  $\mu$ F compensation capacitor is not required because the internal reference is overridden and the relatively high input impedance of REFIO minimizes any loading of the external reference.



Figure 60. External Reference Configuration Gain Control Mode

#### GAIN CONTROL MODE

The AD9763/AD9765/AD9767 has two gain control modes, independent and master/slave. If the GAINCTRL terminal is low (connected to ground), the full-scale currents of DAC1 and DAC2 are set separately using two different R<sub>SET</sub> resistors. One resistor is connected to the FSADJ1 terminal, and the other resistor is connected to the FSADJ2 terminal. This is independent mode. If the GAINCTRL terminal is set high (connected to AVDD), the full-scale currents of DAC1 and DAC2 are set to the same value using one R<sub>SET</sub> resistor. In master/slave mode, full-scale current for both DAC1 and DAC2 is set via the FSADJ1 terminal.

#### SETTING THE FULL-SCALE CURRENT

Both of the DACs in the AD9763/AD9765/AD9767 contain a control amplifier that is used to regulate the full-scale output current ( $I_{OUTFS}$ ). The control amplifier is configured as a V-I converter, as shown in Figure 59, so that its current output ( $I_{REF}$ ) is determined by the ratio of the  $V_{REFIO}$  and an external resistor,  $R_{SET}$ .

#### $I_{REF} = V_{REFIO}/R_{SET}$

The DAC full-scale current,  $I_{\rm OUTFS},$  is an output current 32 times larger than the reference current,  $I_{\rm REF}.$ 

 $I_{OUTFS} = 32 \times I_{REF}$ 

The control amplifier allows a wide (10:1) adjustment span of  $I_{OUTFS}$  from 2 mA to 20 mA by setting  $I_{REF}$  between 62.5  $\mu$ A and 625  $\mu$ A. The wide adjustment range of  $I_{OUTFS}$  provides several benefits. The first relates directly to the power dissipation of the AD9763/AD9765/AD9767, which is proportional to  $I_{OUTFS}$  (refer to the Power Dissipation section). The second relates to the 20 dB adjustment, which is useful for system gain control purposes.

To ensure that the AD9763/AD9765/AD9767 performs properly, connect a 22 nF capacitor and 256  $\Omega$  resistor network (shown in Figure 59 and Figure 60) from the FSADJ1 terminal to ground and from the FSADJ2 terminal to ground.

representation).

#### DAC TRANSFER FUNCTION

Both DACs in the AD9763/AD9765/AD9767 provide complementary current outputs,  $I_{OUTA}$  and  $I_{OUTB}$ .  $I_{OUTA}$  provides a near full-scale current output ( $I_{OUTFS}$ ) when all bits are high (that is, DAC CODE = 1024/4095/16,384 for the AD9763/AD9765/ AD9767, respectively), while  $I_{OUTB}$ , the complementary output, provides no current. The current output appearing at  $I_{OUTA}$  and  $I_{OUTB}$  is a function of both the input code and  $I_{OUTFS}$ .  $I_{OUTA}$  for the AD9763, AD9765, and AD9767, respectively, can be expressed as

$I_{OUTA} = (DAC CODE/1024) \times I_{OUTFS}$	(1)
$I_{OUTA} = (DAC \ CODE/4096) \times I_{OUTFS}$	
$I_{OUTA} = (DAC \ CODE/16,384) \times I_{OUTFS}$	

 $I_{\rm OUTB}$  for the AD9763, AD9765, and AD9767, respectively, can be expressed as

$$I_{OUTB} = ((1023 - DAC CODE)/1024) \times I_{OUTFS}$$
(2)  

$$I_{OUTB} = ((4095 - DAC CODE)/4096) \times I_{OUTFS}$$
  

$$I_{OUTB} = ((16,383 - DAC CODE)/16,384) \times I_{OUTFS}$$

where DAC CODE = 0 to 1024, 0 to 4095, or 0 to 16,384 (decimal

 $I_{OUTFS}$  is a function of the reference current ( $I_{REF}$ ). This is nominally set by a reference voltage ( $V_{REFIO}$ ) and an external resistor ( $R_{SET}$ ). It can be expressed as

 $I_{OUTFS} = 32 \times I_{REF} \tag{3}$ 

where *I*<sub>*REF*</sub> is set as discussed in the Setting the Full-Scale Current section.

The two current outputs typically drive a resistive load directly or via a transformer. If dc coupling is required,  $I_{OUTA}$  and  $I_{OUTB}$ should be directly connected to matching resistive loads ( $R_{LOAD}$ ) that are tied to the analog common (ACOM). Note that  $R_{LOAD}$ can represent the equivalent load resistance seen by  $I_{OUTA}$  or  $I_{OUTB}$ , as is the case in a doubly terminated 50  $\Omega$  or 75  $\Omega$  cable. The singleended voltage output appearing at the  $I_{OUTA}$  and  $I_{OUTB}$  nodes is

$$V_{OUTA} = I_{OUTA} \times R_{LOAD} \tag{5}$$

$$V_{OUTB} = I_{OUTB} \times R_{LOAD} \tag{6}$$

Note that the full-scale value of  $V_{OUTA}$  and  $V_{OUTB}$  must not exceed the specified output compliance range to maintain the specified distortion and linearity performance.

$$V_{DIFF} = (I_{OUTA} - I_{OUTB}) \times R_{LOAD}$$
<sup>(7)</sup>

Equation 7 highlights some of the advantages of operating the AD9763/AD9765/AD9767 differentially. First, the differential operation helps cancel common-mode error sources associated with Iouta and Ioutb such as noise, distortion, and dc offsets. Second, the differential code-dependent current and subsequent voltage, V<sub>DIFF</sub>, is twice the value of the single-ended voltage output (that is, V<sub>OUTA</sub> or V<sub>OUTB</sub>), thus providing twice the signal power to the load.

The gain drift temperature performance for a single-ended ( $V_{OUTA}$  and  $V_{OUTB}$ ) or differential output ( $V_{DIFF}$ ) of the AD9763/AD9765/AD9767 can be enhanced by selecting temperature tracking resistors for  $R_{LOAD}$  and  $R_{SET}$  due to their ratiometric relationship.

#### **ANALOG OUTPUTS**

The complementary current outputs, I<sub>OUTA</sub> and I<sub>OUTB</sub>, in each DAC can be configured for single-ended or differential operation. I<sub>OUTA</sub> and I<sub>OUTB</sub> can be converted into complementary single-ended voltage outputs, V<sub>OUTA</sub> and V<sub>OUTB</sub>, via a load resistor (R<sub>LOAD</sub>) as described in Equation 5 through Equation 7. The differential voltage (V<sub>DIFF</sub>) existing between V<sub>OUTA</sub> and V<sub>OUTB</sub> can be converted to a single-ended voltage via a transformer or differential amplifier configuration. The ac performance of the AD9763/AD9765/AD9767 is optimum and specified using a differential transformer-coupled output in which the voltage swing at I<sub>OUTA</sub> and I<sub>OUTB</sub> is limited to ±0.5 V. If a single-ended unipolar output is desired, select IOUTA.

The distortion and noise performance of the AD9763/AD9765/ AD9767 can be enhanced when it is configured for differential operation. The common-mode error sources of both I<sub>OUTA</sub> and I<sub>OUTB</sub> can be significantly reduced by the common-mode rejection of a transformer or differential amplifier. These common-mode error sources include even-order distortion products and noise. The enhancement in distortion performance becomes more significant as the frequency content of the reconstructed waveform increases. This is due to the first-order cancellation of various dynamic common-mode distortion mechanisms, digital feedthrough, and noise.

Performing a differential-to-single-ended conversion via a transformer also provides the ability to deliver twice the reconstructed signal power to the load, assuming no source termination. Because the output currents of I<sub>OUTA</sub> and I<sub>OUTB</sub> are complementary, they become additive when processed differentially. A properly selected transformer allows the AD9763/AD9765/AD9767 to provide the required power and voltage levels to different loads.

The output impedance of  $I_{OUTA}$  and  $I_{OUTB}$  is determined by the equivalent parallel combination of the PMOS switches associated with the current sources and is typically 100 k $\Omega$  in parallel with 5 pF. It is also slightly dependent on the output voltage (that is,  $V_{OUTA}$  and  $V_{OUTB}$ ) due to the nature of a PMOS device. As a result, maintaining  $I_{OUTA}$  and/or  $I_{OUTB}$  at a virtual ground via an I-V op amp configuration results in the optimum dc linearity. Note that the INL/DNL specifications for the AD9763/AD9765/AD9767 are measured with  $I_{OUTA}$  maintained at a virtual ground via an op amp.

Iouth and Iouth also have a negative and positive voltage compliance range that must be adhered to in order to achieve optimum performance. The negative output compliance range of -1.0 V is set by the breakdown limits of the CMOS process. Operation beyond this maximum limit may result in a breakdown of the output stage and affect the reliability of the AD9763/AD9765/AD9767.

The positive output compliance range is slightly dependent on the full-scale output current, I<sub>OUTFS</sub>. When I<sub>OUTFS</sub> is decreased from 20 mA to 2 mA, the positive output compliance range degrades slightly from its nominal 1.25 V to 1.00 V. The optimum distortion performance for a single-ended or differential output is achieved when the maximum full-scale signal at I<sub>OUTA</sub> and I<sub>OUTB</sub> does not exceed 0.5 V. Applications requiring the AD9763/ AD9765/AD9767 output (that is, V<sub>OUTA</sub> and/or V<sub>OUTB</sub>) to extend its output compliance range must size R<sub>LOAD</sub> accordingly. Operation beyond this compliance range adversely affects the linearity performance of the AD9763/AD9765/AD9767 and subsequently degrades its distortion performance.

#### **DIGITAL INPUTS**

The digital inputs of the AD9763/AD9765/AD9767 consist of two independent channels. For the dual-port mode, each DAC has its own dedicated 10-/12-/14-bit data port: WRT line and CLK line. In the interleaved timing mode, the function of the digital control pins changes as described in the Interleaved Mode Timing section. The 10-/12-/14-bit parallel data inputs follow straight binary coding, where the most significant bits (MSBs) are DB9P1 and DB9P2 for the AD9763, DB11P1 and DB11P2 for the AD9765, and DB13P1 and DB13P2 for the AD9767, and the least significant bits (LSBs) are DB0P1 and DB0P2 for all three parts. IouTA produces a full-scale output current when all data bits are at Logic 1. IouTB produces a complementary output with the full-scale current split between the two outputs as a function of the input code.

The digital interface is implemented using an edge-triggered master/slave latch. The DAC outputs are updated following either the rising edge or every other rising edge of the clock, depending on whether dual or interleaved mode is used. The DAC outputs are designed to support a clock rate as high as 125 MSPS. The clock can be operated at any duty cycle that meets the specified latch pulse width. The setup and hold times can also be varied within the clock cycle as long as the specified minimum times are met, although the location of these transition edges may affect digital feedthrough and distortion performance. Best performance is typically achieved when the input data transitions on the falling edge of a 50% duty cycle clock.

#### **DAC TIMING**

The AD9763/AD9765/AD9767 can operate in two timing modes, dual and interleaved, which are described in the following sections. The block diagram in Figure 61 represents the latch architecture in the interleaved timing mode.



#### **Dual-Port Mode Timing**

When the MODE pin is at Logic 1, the AD9763/AD9765/AD9767 operates in dual-port mode (refer to Figure 57). The AD9763/ AD9765/AD9767 functions as two distinct DACs. Each DAC has its own completely independent digital input and control lines.

The AD9763/AD9765/AD9767 features a double-buffered data path. Data enters the device through the channel input latches. This data is then transferred to the DAC latch in each signal path. After the data is loaded into the DAC latch, the analog output settles to its new value.

For general consideration, the WRT lines control the channel input latches, and the CLK lines control the DAC latches. Both sets of latches are updated on the rising edge of their respective control signals.

The rising edge of CLK must occur before or simultaneously with the rising edge of WRT. If the rising edge of CLK occurs after the rising edge of WRT, a minimum delay of 2 ns must be maintained from the rising edge of WRT to the rising edge of CLK.

Timing specifications for dual-port mode are shown in Figure 62 and Figure 63.



#### Interleaved Mode Timing

When the MODE pin is at Logic 0, the AD9763/AD9765/AD9767 operate in interleaved mode (refer to Figure 61). In addition, WRT1 functions as IQWRT, CLK1 functions as IQCLK, WRT2 functions as IQSEL, and CLK2 functions as IQRESET.

Data enters the device on the rising edge of IQWRT. The logic level of IQSEL steers the data to either Channel Latch 1 (IQSEL = 1) or to Channel Latch 2 (IQSEL = 0). For proper operation, IQSEL must change state only when IQWRT and IQCLK are low.

When IQRESET is high, IQCLK is disabled. When IQRESET goes low, the next rising edge on IQCLK updates both DAC latches with the data present at their inputs. In the interleaved mode, IQCLK is divided by 2 internally. Following this first rising edge, the DAC latches are only updated on every other rising edge of IQCLK. In this way, IQRESET can be used to synchronize the routing of the data to the DACs.

Similar to the order of CLK and WRT in dual-port mode, IQCLK must occur before or simultaneously with IQWRT.

Timing specifications for interleaved mode are shown in Figure 64 and Figure 66.

The digital inputs are CMOS compatible with logic thresholds,  $V_{\text{THRESHOLD}}$ , set to approximately half the digital positive supply (DVDDx), or



At 5 V it is permissible to drive IQWRT and IQCLK together as shown in Figure 65, but at 3.3 V the interleaved data transfer is not reliable.

### AD9763/AD9765/AD9767



Figure 66. Interleaved Mode Timing

The internal digital circuitry of the AD9763/AD9765/AD9767 is capable of operating at a digital supply of 3.3 V or 5 V. As a result, the digital inputs can also accommodate TTL levels when DVDD1/DVDD2 is set to accommodate the maximum high level voltage (V<sub>OH(MAX)</sub>) of the TTL drivers. A DVDD1/DVDD2 of 3.3 V typically ensures proper compatibility with bipolar TTL logic families. Figure 67 shows the equivalent digital input circuit for the data and clock inputs. The sleep mode input is similar, with the exception that it contains an active pull-down circuit, thus ensuring that the AD9763/AD9765/AD9767 remains enabled if this input is left disconnected.



Figure 67. Equivalent Digital Input