## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

> DOCSIS 3.0 performance: 4 QAM carriers
> ACLR over full band ( $\mathbf{4 7} \mathbf{~ M H z}$ to $1 \mathbf{~ G H z}$ )
> $-\mathbf{7 5} \mathrm{dBc}$ @ fout $=\mathbf{2 0 0} \mathbf{~ M H z}$
> $-72 \mathrm{dBc} @$ fout $=\mathbf{8 0 0} \mathbf{M H z}$ (noise)
> -67 dBc @ $\mathrm{f}_{\text {out }}=800 \mathrm{MHz}$ (harmonics)

Unequalized MER $=42 \mathrm{~dB}$
On chip and bypassable
4 QAM encoders with SRRC filters, $16 \times$ to $512 \times$ interpolation, rate converters, and modulators
Flexible data interface: $4,8,16$, or 32 bits wide with parity
Power: 1.6 W ( $\mathrm{I}_{\mathrm{Fs}}=20 \mathrm{~mA}, \mathrm{f}_{\mathrm{DAC}}=2.4 \mathrm{GHz}$, LVDS interface)
Direct to RF synthesis support with $f_{s}$ mix mode
Built-in self-test (BIST) support
Input connectivity check
Internal random number generator

## APPLICATIONS

## Broadband communications systems

CMTS/DVB

## Cellular infrastructure

Point-to-point wireless

## GENERAL DESCRIPTION

The AD9789 is a flexible QAM encoder/interpolator/upconverter combined with a high performance, 2400 MSPS, 14 -bit RF digital-to-analog converter (DAC). The flexible digital interface can accept up to four channels of complex data. The QAM encoder supports constellation sizes of $16,32,64,128$, and 256 with SRRC filter coefficients for all standards.

The on-chip rate converter supports a wide range of baud rates with a fixed DAC clock. The digital upconverter can place the channels from 0 to $0.5 \times \mathrm{f}_{\text {DAC }}$. This permits four contiguous channels to be synthesized and placed anywhere from dc to $\mathrm{f}_{\mathrm{DAC}} / 2$.

The AD9789 includes a serial peripheral interface (SPI) for device configuration and status register readback. The flexible digital interface can be configured for data bus widths of 4,8 , 16 , and 32 bits. It can accept real or complex data.
The AD9789 operates from 1.5 V, 1.8 V, and 3.3 V supplies for a total power consumption of 1.6 W . It is supplied in a 164 -ball chip scale package ball grid array for lower thermal impedance and reduced package parasitics. No special power sequencing is required. The clock receiver powers up muted to prevent start-up noise.

## PRODUCT HIGHLIGHTS

1. Highly integrated and configurable QAM mappers, interpolators, and upconverters for direct synthesis of one to four DOCSIS- or DVB-C-compatible channels in a block.
2. Low noise and intermodulation distortion (IMD) performance enable high quality synthesis of signals up to 1 GHz .
3. Flexible data interface supports LVDS for improved SFDR or CMOS input data for less demanding applications.
4. Interface is configurable from 4-bit nibbles to 32 -bit words and can run at up to 150 MHz CMOS or 150 MHz LVDS double data rate (DDR).
5. Manufactured on a CMOS process, the AD9789 uses a proprietary switching technique that enhances dynamic performance.

FUNCTIONAL BLOCK DIAGRAM


Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com Fax: 781.461.3113 ©2009-2011 Analog Devices, Inc. All rights reserved.

## AD9789* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- AD9789 Evaluation Board


## DOCUMENTATION

## Data Sheet

- AD9789: 14-Bit, 2400 MSPS RF DAC with 4-Channel Signal Processing Data Sheet


## SOFTWARE AND SYSTEMS REQUIREMENTS

- AD9789 Evaluation Board, DAC-FMC Interposer \& Xilinx ML605 Reference Design


## TOOLS AND SIMULATIONS

- AD9789 IBIS Model


## REFERENCE MATERIALS

$\qquad$

## Informational

- Advantiv ${ }^{\text {TM }}$ Advanced TV Solutions


## Solutions Bulletins \& Brochures

- Digital to Analog Converters IC Solutions Bulletin
- Digital-to-Analog Converter IC Solutions Bulletin, Volume 10, Issue 1


## DESIGN RESOURCES

- AD9789 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all AD9789 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
General Description ..... 1
Product Highlights .....  1
Functional Block Diagram .....  1
Revision History .....  2
Detailed Functional Block Diagrams ..... 3
Specifications ..... 4
DC Specifications ..... 4
Digital Specifications ..... 5
AC Specifications .....  6
Absolute Maximum Ratings ..... 8
Thermal Resistance ..... 8
ESD Caution ..... 8
Pin Configurations and Function Descriptions ..... 9
Typical Performance Characteristics ..... 12
Terminology ..... 22
Serial Control Port ..... 23
Serial Control Port Pin Descriptions ..... 23
General Operation of Serial Control Port ..... 23
Instruction Word (16 Bits) ..... 24
MSB/LSB First Transfers ..... 24
SPI Register Map ..... 27
REVISION HISTORY
7/11-Rev. 0 to Rev. AChanges to Table 2, DAC Clock Input (CLKP, CLKN): AddedDAC Clock Rate Parameter.5
Changes to Table 3, Dynamic Performance, DAC Update RateParameter; Added Adjusted DAC Update Rate Parameter.6
Changes to Captions for Figure 42, Figure 44, Figure 46,Figure 4918
Changes to Digital 16x Tunable Band-Pass Filter Section, ThirdParagraph44
Changes to Retimer and Latency Look-Up Tables Section,
Second Paragraph ..... 50
Changes to Captions for Figure 122, Figure 124, Figure 125.... ..... 65
4/09—Revision 0: Initial Version
SPI Register Descriptions ..... 29
Theory of Operation ..... 39
Datapath Signal Processing ..... 39
Digital Block Upconverter ..... 43
Digital Interface Modes ..... 45
Analog Modes of Operation ..... 54
Analog Control Registers ..... 55
Voltage Reference ..... 56
DAC Output Stages ..... 56
Clocking the AD9789 ..... 57
Mu Delay Controller ..... 58
Interrupt Requests ..... 61
Recommended Start-Up Sequence ..... 62
Customer BIST Modes ..... 63
Using the Internal PRN Generator to Test QAM Output AC Performance ..... 63
Using the Internal Built-In Self-Test (BIST) to Test for Digital Data Input Connectivity ..... 63
QAM Constellation Maps ..... 65
Channelizer Mode Pin Mapping for CMOS and LVDS ..... 68
Outline Dimensions ..... 74
Ordering Guide ..... 74

## DETAILED FUNCTIONAL BLOCK DIAGRAMS



Figure 3. Channel 0 Through Channel 3 Datapath Block Detail (I and Q Paths Are Identical So Only One Is Shown)

## AD9789

## SPECIFICATIONS

## DC SPECIFICATIONS

AVDD33 $=$ DVDD33 $=3.3 \mathrm{~V}, \mathrm{CVDD} 18=\mathrm{DVDD} 18=1.8 \mathrm{~V}, \mathrm{DVDD} 15=1.5 \mathrm{~V}, \mathrm{f}_{\mathrm{DAC}}=2.4 \mathrm{GHz}, \mathrm{I}_{\mathrm{FS}}=20 \mathrm{~mA}$, unless otherwise noted.
Table 1.

\begin{tabular}{|c|c|c|c|c|}
\hline Parameter \& Min \& Typ \& Max \& Unit \\
\hline DAC RESOLUTION \& \& 14 \& \& Bits \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Offset Error \\
Gain Error (with Internal Reference) \\
Full-Scale Output Current (Monotonicity Guaranteed) \\
Output Compliance Range \\
Output Resistance \\
Output Capacitance
\end{tabular} \& \[
\begin{aligned}
\& 8.66 \\
\& -1.0
\end{aligned}
\] \& \[
\begin{aligned}
\& 6.5 \\
\& 3.5 \\
\& 20.2 \\
\& 70 \\
\& 1
\end{aligned}
\] \& \[
\begin{aligned}
\& 31.66 \\
\& +1.0
\end{aligned}
\] \& \[
\begin{aligned}
\& \% \text { FSR } \\
\& \% \text { FSR } \\
\& \mathrm{mA} \\
\& \mathrm{~V} \\
\& \Omega \\
\& \mathrm{pF} \\
\& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE DRIFT \\
Gain \\
Reference Voltage
\end{tabular} \& \& \[
\begin{aligned}
\& 135 \\
\& 25
\end{aligned}
\] \& \& \begin{tabular}{l}
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline REFERENCE Internal Reference Voltage Output Resistance \({ }^{1}\) \& \& \[
\begin{aligned}
\& 1.2 \\
\& 5
\end{aligned}
\] \& \& \[
\begin{aligned}
\& \mathrm{V} \\
\& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline ANALOG SUPPLY VOLTAGES AVDD33 CVDD18 \& \[
\begin{aligned}
\& 3.14 \\
\& 1.71
\end{aligned}
\] \& \[
\begin{aligned}
\& 3.3 \\
\& 1.8
\end{aligned}
\] \& \[
\begin{aligned}
\& 3.47 \\
\& 1.89
\end{aligned}
\] \& \\
\hline \begin{tabular}{l}
DIGITAL SUPPLY VOLTAGES \\
DVDD33 \\
DVDD18 \\
DVDD15
\end{tabular} \& \[
\begin{aligned}
\& 3.14 \\
\& 1.71 \\
\& 1.43
\end{aligned}
\] \& \[
\begin{aligned}
\& 3.3 \\
\& 1.8 \\
\& 1.5
\end{aligned}
\] \& \[
\begin{aligned}
\& 3.47 \\
\& 1.89 \\
\& 1.58
\end{aligned}
\] \& \[
\begin{aligned}
\& \mathrm{V} \\
\& \mathrm{~V} \\
\& \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
SUPPLY CURRENTS AND POWER DISSIPATION \\
\(f_{\text {DAC }}=2.4\) GSPS, fout \(=930 \mathrm{MHz}\), Ifs \(=25 \mathrm{~mA}\), Four Channels Enabled \\
\(\mathrm{I}_{\text {AvDD3 }}\) \\
IDvDD18 \\
Icvod18 \\
lovdD33 \\
CMOS Interface \\
LVDS Interface \\
IDvDD15 \\
\(\mathrm{f}_{\text {DAC }}=2.0 \mathrm{GSPS}, \mathrm{f}_{\text {out }}=70 \mathrm{MHz}, \mathrm{I}_{\text {Fs }}=20 \mathrm{~mA}\), CMOS Interface \\
\(\mathrm{I}_{\text {AvDD3 }}\) \\
IovDD18 \\
IcvDD18 \\
IDvDD33 \\
lovDD15 (Four Channels Enabled, All Signal Processing Enabled) \\
IDvDD15 (One Channel Enabled, 16× Interpolation Only) \\
Power Dissipation \\
\(\mathrm{f}_{\mathrm{DAC}}=2.4 \mathrm{GSPS}, \mathrm{f}_{\text {out }}=930 \mathrm{MHz}, \mathrm{Ifs}=25 \mathrm{~mA}\), Four Channels Enabled
\end{tabular} \& \& 45
72
180
42
16
640
37.4
67.3
155.4
40.3
517
365

1.7

1.63 \& \[
$$
\begin{gathered}
38.5 \\
70.5 \\
180 \\
50.7 \\
556 \\
391
\end{gathered}
$$

\] \& | mA |
| :--- |
| mA |
| mA |
| mA |
| mA |
| $m A$ |
| mA |
| mA |
| mA |
| mA |
| mA |
| mA |
| w |
| w | <br>

\hline
\end{tabular}

[^0]
## DIGITAL SPECIFICATIONS

AVDD33 $=$ DVDD33 $=3.3 \mathrm{~V}, \mathrm{CVDD} 18=\mathrm{DVDD} 18=1.8 \mathrm{~V}, \mathrm{DVDD} 15=1.5 \mathrm{~V}, \mathrm{f}_{\mathrm{DAC}}=2.4 \mathrm{GHz}, \mathrm{I}_{\mathrm{FS}}=20 \mathrm{~mA}$, LVDS drivers and receivers are compliant with the IEEE Std 1596.3-1996 reduced range link, unless otherwise noted.

Table 2.

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CMOS DATA INPUTS (D[31:0], P0, P1) |  |  |  |  |
| Input Voltage High, $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 3.3 |  | V |
| Input Voltage Low, $\mathrm{V}_{\text {IL }}$ |  | 0 | 0.8 | V |
| Input Current High, $\mathrm{I}_{\text {H }}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Current Low, ILL | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Capacitance |  | 2 |  | pF |
| Setup Time, CMOS Data Input to CMOS_DCO ${ }^{1}$ | 5.3 |  |  | ns |
| Hold Time, CMOS Data Input to CMOS_DCO ${ }^{1}$ | -1.4 |  |  | ns |
| CMOS OUTPUTS (CMOS_FS, CMOS_DCO) |  |  |  |  |
| Output Voltage High, Vон | 2.4 |  | 3.3 | V |
| Output Voltage Low, Vol | 0 |  | 0.4 | V |
| Output Current High, ІІн |  | 12 |  | mA |
| Output Current Low, lo |  | 12 |  | mA |
| Maximum Clock Rate (CMOS_DCO) | 150 |  |  | MHz |
| CMOS_DCO to CMOS_FS Delay | 0.28 |  | 0.85 | ns |
| LVDS DATA INPUTS (D[15:0]P, D[15:0]N, PARP, PARN) |  |  |  |  |
| Input Voltage Range, $\mathrm{V}_{\mathrm{IA}}$ or $\mathrm{V}_{1 B}$ | 825 |  | 1575 | mV |
| Input Differential Threshold, VIDTH | -100 |  | +100 | mV |
| Input Differential Hysteresis, $\mathrm{V}_{\text {IDTHH, }}, \mathrm{V}_{\text {ITTHL }}$ |  | 25 |  | mV |
| Input Differential Input Impedance, Rin | 80 |  | 120 | $\Omega$ |
| Maximum LVDS Input Rate | 150 |  |  | MSPS |
| Setup Time, LVDS Differential Input Data to Differential DCOx ${ }^{2}$ | 1.41 |  |  | ns |
| Hold Time, LVDS Differential Input Data to Differential DCOx ${ }^{2}$ | 0.24 |  |  | ns |
| LVDS OUTPUTS (DCOP, DCON, FSP, FSN) DCOP, FSP = V V ; $\mathrm{DCON}, \mathrm{FSN}=\mathrm{V}$ OB; $100 \Omega$ Termination |  |  |  |  |
| Output Voltage High, $\mathrm{V}_{\text {OA }}$ or $\mathrm{V}_{\text {OB }}$ |  |  | 1375 | mV |
| Output Voltage Low, $\mathrm{V}_{\text {OA }}$ or $\mathrm{V}_{\text {OB }}$ | 1025 |  |  | mV |
| Output Differential Voltage, \|Vool | 150 | 200 | 250 | mV |
| Output Offset Voltage, Vos | 1150 |  | 1250 | mV |
| Output Impedance, Single Ended, Ro | 40 |  | 140 | $\Omega$ |
| Ro Mismatch Between $A$ and $B, \Delta R_{0}$ |  |  | 10 | \% |
| Change in $\left\|\mathrm{V}_{\text {od }}\right\|$ Between 0 and 1, \| $\Delta \mathrm{V}_{\text {oo }} \mid$ |  |  | 25 | mV |
| Change in Vos Between 0 and 1, $\Delta \mathrm{V}_{\text {os }}$ |  |  | 25 | mV |
| Output Current-Driver Shorted to Ground, $\mathrm{I}_{\text {SA }}$, $\mathrm{I}_{\text {SB }}$ |  |  | 20 | mA |
| Output Current-Drivers Shorted Together, $\mathrm{I}_{\text {SAB }}$ |  |  | 4 | mA |
| Power-Off Output Leakage, \||xA|, ||xB| |  |  | 10 | mA |
| Maximum Clock Rate (DCOP, DCON) | 150 |  |  | MHz |
| DCOx to FSx Delay | 0.12 |  | 0.37 | ns |
| DAC CLOCK INPUT (CLKP, CLKN) ${ }^{3}$ |  |  |  |  |
| Differential Peak Voltage | 1.4 | 1.8 |  | V |
| Common-Mode Voltage |  | 900 |  | mV |
| DAC Clock Rate |  |  | 2400 | MHz |
| SERIAL PERIPHERAL INTERFACE |  |  |  |  |
| Maximum Clock Rate ( $\mathrm{f}_{\text {sclk, }} 1 /$ tscık $^{\text {) }}$ |  |  | 25 | MHz |
| Minimum Pulse Width High, tpwh | 20 |  |  | ns |
| Minimum Pulse Width Low, tpwL | 20 |  |  | ns |
| Minimum SDIO and $\overline{C S}$ to SCLK Setup, tos |  | 10 |  | ns |

## AD9789

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Minimum SCLK to SDIO Hold, $\mathrm{toH}^{\text {}}$ |  | 5 |  | ns |
| Maximum SCLK to Valid SDIO and SDO, tov |  | 20 |  | ns |
| Minimum SCLK to Invalid SDIO and SDO, $\mathrm{t}_{\text {PNv }}$ |  | 5 |  | ns |
| INPUTS (SDIO, SCLK, $\overline{C S}$ ) |  |  |  |  |
| Input Voltage High, $\mathrm{V}_{\text {IH }}$ | 2.0 | 3.3 |  | V |
| Input Voltage Low, VIL |  | 0 | 0.8 | V |
| Input Current High, lit | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Current Low, ILL | -10 |  | +10 | $\mu \mathrm{A}$ |
| OUTPUTS (SDO, SDIO) |  |  |  |  |
| Output Voltage High, $\mathrm{V}_{\text {OH }}$ | 2.4 |  | 3.6 | V |
| Output Voltage Low, Vol | 0 |  | 0.4 | V |
| Output Current High, Іон |  | 4 |  | mA |
| Output Current Low, lo |  | 4 |  | mA |

${ }^{1}$ See the CMOS Interface Timing section for more information.
${ }^{2}$ See the LVDS Interface Timing section for more information.
${ }^{3}$ See the Clock Phase Noise Effects on AC Performance section for more information.

## AC SPECIFICATIONS

AVDD33 = DVDD33 = 3.3 V, CVDD18 = DVDD18 = 1.8 V, DVDD15 $=1.5 \mathrm{~V}, \mathrm{f}_{\mathrm{DAC}}=2.4 \mathrm{GHz}, \mathrm{I}_{\mathrm{FS}}=20 \mathrm{~mA}$, digital scale $=0 \mathrm{dBFS}$, unless otherwise noted.

Table 3.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> DAC Update Rate <br> Adjusted DAC Update Rate ${ }^{1}$ <br> Output Settling Time (tst) | To 0.025\% |  | 13 | $\begin{aligned} & 2400 \\ & 150 \end{aligned}$ | MSPS <br> MSPS <br> ns |
| SPURIOUS-FREE DYNAMIC RANGE (SFDR) $\begin{array}{r} \mathrm{f}_{\text {DAC }}=2000 \mathrm{MSPS} \\ \mathrm{f}_{\text {OUT }}=100 \mathrm{MHz} \\ \mathrm{f}_{\text {out }}=316 \mathrm{MHz} \\ \mathrm{f}_{\text {OUT }}=550 \mathrm{MHz} \end{array}$ $f_{D A C}=2400 \mathrm{MSPS}$ <br> $\mathrm{f}_{\text {out }}=100 \mathrm{MHz}$ <br> $\mathrm{f}_{\text {out }}=316 \mathrm{MHz}$ <br> $\mathrm{f}_{\text {out }}=550 \mathrm{MHz}$ <br> $\mathrm{f}_{\text {out }}=850 \mathrm{MHz}$ |  |  | $\begin{aligned} & 70 \\ & 63 \\ & 58 \\ & 70 \\ & 70 \\ & 60 \\ & 60 \end{aligned}$ |  | dBc <br> dBC <br> dBC <br> dBc <br> dBC <br> dBC <br> dBc |
| TWO-TONE INTERMODULATION DISTORTION (IMD) $\begin{array}{r} \mathrm{f}_{\text {DAC }}=2000 \mathrm{MSPS} \\ \mathrm{f}_{\text {OUT }}=100 \mathrm{MHz} \\ \mathrm{fout}=316 \mathrm{MHz} \\ \mathrm{f}_{\text {out }}=550 \mathrm{MHz} \end{array}$ $f_{D A C}=2400 \mathrm{MSPS}$ $\text { fout }=100 \mathrm{MHz}$ $\mathrm{f}_{\text {out }}=316 \mathrm{MHz}$ $\mathrm{f}_{\text {OUT }}=550 \mathrm{MHz}$ $\mathrm{f}_{\text {OUt }}=850 \mathrm{MHz}$ | $\mathrm{f}_{\text {OUT2 }}=\mathrm{f}_{\text {OUT1 }}+1.25 \mathrm{MHz}$ |  | $\begin{aligned} & 86 \\ & 73 \\ & 62 \\ & 86 \\ & 74 \\ & 66 \\ & 66 \end{aligned}$ |  | dBc <br> dBC <br> dBc <br> dBc <br> dBC <br> dBC <br> dBC |
| NOISE SPECTRAL DENSITY (NSD) <br> 1-Channel QAM $\begin{aligned} & \mathrm{f}_{\text {out }}=100 \mathrm{MHz} \\ & \mathrm{f}_{\text {out }}=316 \mathrm{MHz} \\ & \mathrm{fout}=550 \mathrm{MHz} \\ & \mathrm{f}_{\text {out }}=850 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\text {DAC }}=2400 \mathrm{MSPS} \\ & \text { Pout }=-14.5 \mathrm{dBm} \\ & \text { Pout }=-15.5 \mathrm{dBm} \\ & \text { Pout }=-18 \mathrm{dBm} \\ & \text { Pout }=-18.5 \mathrm{dBm} \end{aligned}$ |  | $\begin{aligned} & -167 \\ & -166.5 \\ & -166.5 \\ & -166.5 \end{aligned}$ |  | $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{dBm} / \mathrm{Hz}$ |


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADJACENT CHANNEL LEAKAGE RATIO (ACLR) | $\mathrm{f}_{\mathrm{DAC}}=2293.76 \mathrm{MSPS}$ measured in 6 MHz channels |  |  |  |  |
| 1-Channel QAM |  |  |  |  |  |
| $\mathrm{f}_{\text {out }}=200 \mathrm{MHz}$ (Harmonics) |  |  | -76 |  | dBC |
| fout $=200 \mathrm{MHz}$ (Noise Floor) |  |  | -82 |  | dBC |
| $\mathrm{f}_{\text {out }}=500 \mathrm{MHz}$ (Harmonics) |  |  | -74.5 |  | dBC |
| $\mathrm{fout}^{\text {s }} 500 \mathrm{MHz}$ (Noise Floor) |  |  | -78 |  | dBC |
| $\mathrm{fout}^{\text {s }} 800 \mathrm{MHz}$ (Harmonics) |  |  | -69 |  | dBC |
| fout $=800 \mathrm{MHz}$ (Noise Floor) |  |  | -78 |  | dBc |
| 2-Channel QAM |  |  |  |  |  |
| $\mathrm{fout}^{\text {a }} 200 \mathrm{MHz}$ (Harmonics) |  |  | -77.5 |  | dBC |
| fout $=200 \mathrm{MHz}$ (Noise Floor) |  |  | -81 |  | dBC |
| $\mathrm{fout}=500 \mathrm{MHz}$ (Harmonics) |  |  | -68 |  | dBC |
| $\mathrm{fout}=500 \mathrm{MHz}$ (Noise Floor) |  |  | -76 |  | dBC |
| fout $=800 \mathrm{MHz}$ (Harmonics) |  |  | -66 |  | dBC |
| $\mathrm{f}_{\text {out }}=800 \mathrm{MHz}$ (Noise Floor) |  |  | -76 |  | dBC |
| 4-Channel QAM |  |  |  |  |  |
| $\mathrm{f}_{\text {out }}=200 \mathrm{MHz}$ (Harmonics) |  |  | -75 |  | dBC |
| fout $=200 \mathrm{MHz}$ (Noise Floor) |  |  | -76 |  | dBc |
| $\mathrm{fout}^{\text {a }} 500 \mathrm{MHz}$ (Harmonics) |  |  | -69 |  | dBc |
| $\mathrm{fout}^{\text {a }} 500 \mathrm{MHz}$ (Noise Floor) |  |  | -72 |  | dBC |
| fout $=800 \mathrm{MHz}$ (Harmonics) |  |  | -67 |  | dBC |
| $\mathrm{fout}^{\text {a }} 800 \mathrm{MHz}$ (Noise Floor) |  |  | -72 |  | dBC |
| WCDMA ACLR | $f_{\text {DAC }}=2304$ MSPS, mix mode second Nyquist zone |  |  |  |  |
| Single Carrier | $\mathrm{fout}=1850 \mathrm{MHz}$ |  |  |  |  |
| First Adjacent Channel |  |  | -70 |  | dBc |
| Second Alternate Channel |  |  | -72.5 |  | dBC |
| Third Alternate Channel |  |  | -74 |  | dBC |
| Single Carrier | fout $=2100 \mathrm{MHz}$ |  |  |  |  |
| First Adjacent Channel |  |  | -68 |  | dBc |
| Second Alternate Channel |  |  | -70.4 |  | dBC |
| Third Alternate Channel |  |  | -72.7 |  | dBc |
| Four Carrier | $\mathrm{fout}=2100 \mathrm{MHz}$ |  |  |  |  |
| First Adjacent Channel |  |  | -63.5 |  | dBC |
| Second Alternate Channel |  |  | -65.1 |  | dBC |
| Third Alternate Channel |  |  | -66.9 |  | dBc |

${ }^{1}$ Adjusted DAC update rate is calculated as fDAC divided by the minimum required interpolation factor. For the AD9789, the minimum interpolation factor is 16 . Thus, with $\mathrm{f}_{\mathrm{DAC}}=2400$ MSPS, $\mathrm{F}_{\text {DACadj }}=2400 \mathrm{MSPS} / 16=150$ MSPS.

## ABSOLUTE MAXIMUM RATINGS

Table 4.

| Parameter | Rating |
| :--- | :--- |
| AVDD33 to AVSS | -0.3 V to +3.6 V |
| DVDD18 to DVSS | -0.3 V to +1.98 V |
| DVDD33 to DVSS | -0.3 V to +3.6 V |
| DVDD15 to DVSS | -0.3 V to +1.98 V |
| CVDD18 to AVSS | -0.3 V to +1.98 V |
| AVSS to DVSS | -0.3 V to +0.3 V |
| CLKP, CLKN to AVSS | -0.3 V to CVDD18 +0.3 V |
| FS, DCO to DVSS | -0.3 V to DVDD33 +0.3 V |
| CMOS and LVDS Data Inputs | -0.3 V to DVDD33 +0.3 V |
| to DVSS | -1.0 V to AVDD33 +0.3 V |
| IOUTN, IOUTP to AVSS | -0.3 V to AVDD33 +0.3 V |
| I120, VREF, IPTAT to AVSS | -0.3 V to DVDD33 + 0.3 V |
| IRQ, CS, SCLK, SDO, SDIO, RESET |  |
| to DVSS |  |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 5. Thermal Resistance

| Package <br> Type | $\boldsymbol{\theta}_{\text {JA }}$ | $\boldsymbol{\theta}_{\text {Jв }}$ | $\boldsymbol{\theta}_{\text {Jc }}$ | Unit | Notes |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 164-Ball | 25.5 | 14.4 | 6.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4-layer board, no vias |
| CSP_BGA | 24.4 |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4-layer board, 4 PCB vias |
|  | 19.0 |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 8-layer board, 4 PCB vias |
|  | 17.2 |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 8-layer board, 16 PCB vias |

## ESD CAUTION



## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. Clock and Analog Pins (Top View)


Figure 5. CMOS Mode Data Input Pins (Top View)

Figure 6. Digital Supply and SPI Pins (Top View)


## AD9789

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| A1, A2, A3, A6, A9, A10, A11, B1, B2, B3, B6, B7, B8, B9, B10, B11, C2, C3, C6, C7, C8, C9, C10, C11, D2, D3, D6, D7, D8, D9, D10, D11, E1, E2, E3, E4, E13, E14, F1, F2, F3, F4, F11, F12, F13, F14 | AVSS | Analog Supply Ground. |
| A4, A5, B4, B5, C4, C5, D4, D5 | CVDD18 | 1.8V Clock Supply. |
| A7 | IOUTN | DAC Negative Output Current. |
| A8 | IOUTP | DAC Positive Output Current. |
| A12, A13, B12, B13, C12, C13, D12, D13 | AVDD33 | 3.3V Analog Supply. |
| A14 | NC | No Connect. Leave floating. |
| B14 | 1120 | Tie this pin to analog ground with a $10 \mathrm{k} \Omega$ resistor to generate a $120 \mu \mathrm{~A}$ reference current. |
| C1 | CLKN | Negative DAC Clock Input (DACCLK). |
| C14 | VREF | Band Gap Voltage Reference I/O. Decouple to analog ground with a 1 nF capacitor. Output impedance is approximately $5 \mathrm{k} \Omega$. |
| D1 | CLKP | Positive DAC Clock Input (DACCLK). |
| D14 | IPTAT | Factory Test Pin. Output current, proportional to absolute temperature, is approximately $10 \mu \mathrm{~A}$ at $25^{\circ} \mathrm{C}$ with a slope of approximately $20 \mathrm{nA} /{ }^{\circ} \mathrm{C}$. |
| E11, E12 | DVDD18 | 1.8 V Digital Supply. |
| $\begin{aligned} & \text { G1, G2, G3, G4, G7, G8, G11, } \\ & \text { G12, G13, G14 } \end{aligned}$ | DVDD15 | 1.5 V Digital Supply. |
| H1, H2, H3, H4, H7, H8, H11, H12, H13, H14, J1, J2, J3, J4, J11, J12, J13, J14 | DVSS | Digital Supply Ground. |
| $\begin{aligned} & \text { K1, K2, K3, K4, K11, K12, K13, } \\ & \text { K14 } \end{aligned}$ | DVDD33 | 3.3V Digital Supply. |
| L1 | $\overline{C S}$ | Active Low Chip Select for SPI. |
| L2, L3, M2, M3, N3, N4, P3, P4 | NC | Not Used. Leave unconnected. |
| L4 | P1/PARP | CMOS/LVDS Parity Bit. |
| L5 | D31/D15P | CMOS/LVDS Data Input. |
| L6 | D27/D13P | CMOS/LVDS Data Input. |
| L7 | D23/D11P | CMOS/LVDS Data Input. |
| L8 | D19/D9P | CMOS/LVDS Data Input. |
| L9 | D15/D7P | CMOS/LVDS Data Input. |
| L10 | D11/D5P | CMOS/LVDS Data Input. |
| L11 | D7/D3P | CMOS/LVDS Data Input. |
| L12 | D3/D1P | CMOS/LVDS Data Input. |
| L13 | FSP | Positive LVDS Frame Sync (FSP) for Data Bus. |
| L14 | CMOS_BUS | Active High Input. Configures data bus for CMOS inputs. Low input configures data bus to accept LVDS inputs. |
| M1 | SCLK | Qualifying Clock for SPI. |
| M4 | PO/PARN | CMOS/LVDS Parity Bit. |
| M5 | D30/D15N | CMOS/LVDS Data Input. |
| M6 | D26/D13N | CMOS/LVDS Data Input. |
| M7 | D22/D11N | CMOS/LVDS Data Input. |
| M8 | D18/D9N | CMOS/LVDS Data Input. |
| M9 | D14/D7N | CMOS/LVDS Data Input. |
| M10 | D10/D5N | CMOS/LVDS Data Input. |
| M11 | D6/D3N | CMOS/LVDS Data Input. |
| M12 | D2/D1N | CMOS/LVDS Data Input. |
| M13 | FSN | Negative LVDS Frame Sync (FSN) for Data Bus. |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| M14 | CMOS_CTRL | Active High Input. Enables CMOS_DCO and CMOS_FS signals and disables DCOP/DCON <br> and FSP/FSN signals. Low input disables CMOS_DCO and CMOS_FS signals and enables <br> N1 <br> NCOP/DCON and FSP/FSN signals. |
| N2 | SDO | Serial Data Output for SPI. |
| N5 | RESET | Active High Input. Resets the AD9789. |
| N6 | D29/D14P | CMOS/LVDS Data Input. |
| N7 | D25/D12P | CMOS/LVDS Data Input. |
| N8 | D21/D10P | CMOS/LVDS Data Input. |
| N9 | D17/D8P | CMOS/LVDS Data Input. |
| N10 | D13/D6P | CMOS/LVDS Data Input. |
| N11 | D9/D4P | CMOS/LVDS Data Input. |
| N12 | D5/D2P | CMOS/LVDS Data Input. |
| N13 | D1/D0P | CMOS/LVDS Data Input. |
| N14 | DCOP | Positive LVDS Data Clock Output (DCOP) for Data Bus. |
| P1 | CMOS_FS | CMOS Frame Sync for Data Bus. |
| P2 | SDIO | Serial Data Input/Output for SPI. |
|  | IRQ | Active Low, Open-Drain Interrupt Request Output. Pull up to DVDD33 with a $10 \mathrm{k} \Omega$ |
| P5 |  | resistor. |
| P6 | D28/D14N | CMOS/LVDS Data Input. |
| P7 | D24/D12N | CMOS/LVDS Data Input. |
| P8 | D20/D10N | CMOS/LVDS Data Input. |
| P9 | D16/D8N | CMOS/LVDS Data Input. |
| P10 | D12/D6N | CMOS/LVDS Data Input. |
| P11 | D8/D4N | CMOS/LVDS Data Input. |
| P12 | D4/D2N | CMOS/LVDS Data Input. |
| P13 | D0/D0N | CMOS/LVDS Data Input. |
| P14 | DCON | Negative LVDS Data Clock Output (DCON) for Data Bus. |

## AD9789

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. SFDR vs. fout over $f_{\text {DAC, }}$ Full-Scale Current $=20 \mathrm{~mA}$, Digital Scale $=0 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 9. Second-Order Harmonic vs. fout over Digital Full Scale, $f_{D A C}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 10. SFDR vs. fout over Full-Scale Current, $f_{D A C}=2.4 \mathrm{GHz}$, Digital Scale $=0 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 11. SFDR vs. fout over Digital Full Scale, $f_{D A C}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 12. Third-Order Harmonic vs. fout over Digital Full Scale, $f_{\text {DAC }}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 13. SFDR vs. $f_{\text {OUT }}$ over Temperature, $f_{D A C}=2.4 \mathrm{GHz}$ Full-Scale Current $=20 \mathrm{~mA}$, Digital Scale $=0 \mathrm{dBFS}$


Figure 14. Third-Order IMD vs. fout over $f_{D A C}$, Full-Scale Current $=20 \mathrm{~mA}$, Digital Scale $=0 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 15. Third-Order IMD vs. fout over Full-Scale Current, $f_{D A C}=2.4 \mathrm{GHz}$, Digital Scale $=0 \mathrm{dBFS}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 16. NSD vs. fout over foch 1-Channel QAM, Full-Scale Current $=20 \mathrm{~mA}$


Figure 17. Third-Order IMD vs. fout over Digital Full Scale, $f_{D A C}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Temperature $=25^{\circ} \mathrm{C}$


Figure 18. Third-Order IMD vs. fout over Temperature, $f_{D A C}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Digital Scale $=0 \mathrm{dBFS}$


Figure 19. NSD vs. fout over Temperature, 1-Channel QAM, $f_{D A C}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$


Figure 20. ACLR Performance over Temperature, 1-Channel QAM, $f_{\text {DAC }}=2.3 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, fout $=200 \mathrm{MHz}$, Sum Scale $=48$ (DOCSIS SPEC Is -73 dBc; Harmonic Exception Is -63 dBc )


Figure 21. Second-Order Harmonic Performance vs. fout over Temperature, 1-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Sum Scale $=48$ (DOCSIS SPEC Is -73 dBc ; Harmonic Exception Is -63 dBc )


Figure 22. Noise Floor vs. fout over Temperature (ACLR Measured Beyond 30 MHz ), 1-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Sum Scale $=48$ (DOCSIS SPEC Is -73 dBc)


Figure 23. ACLR Performance over Temperature, 1-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, fout $=800 \mathrm{MHz}$, Sum Scale $=48$ (DOCSIS SPEC Is -73 dBc)


Figure 24. Third-Order Harmonic Performance vs. fout over Temperature, 1-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Sum Scale $=48$ (DOCSIS SPEC Is -73 dBc; Harmonic Exception Is -63 dBc)


Figure 25. ACLR Performance over $f_{D A G,}$ 1-Channel QAM, $f_{\text {OUT }}=850 \mathrm{MHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Temperature $=25^{\circ} \mathrm{C}$, Sum Scale $=48$ (DOCSIS SPEC Is -73 dBc)


Figure 26. ACLR Performance for CMOS and LVDS Interfaces, 1-Channel QAM, $f_{\text {OUt }}=840 \mathrm{MHz}, f_{\text {DAC }}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Sum Scale $=48$ (DOCSIS SPEC Is -73 dBc)


Figure 27. ACLR Performance over Temperature, 2-Channel QAM, $f_{\text {OUT }}=800 \mathrm{MHz}, f_{\text {DAC }}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=32$ (DOCSIS SPEC Is -70 dBc)


Figure 28. Third-Order Harmonic Performance vs. fout over Temperature,
2-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=32$ (DOCSIS SPEC Is -70 dBc; Harmonic Exception Is -63 dBc)


Figure 29. ACLR Performance over Temperature, 2-Channel QAM, $f_{\text {OUT }}=200 \mathrm{MHz}, f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=32$ (DOCSIS SPEC Is -70 dBc; Harmonic Exception Is -63 dBc)


Figure 30. Second Harmonic Performance vs. fout over Temperature, 2-Channel QAM, $f_{\text {DAC }}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=32$ (DOCSIS SPEC Is -70 dBc ; Harmonic Exception $\mathrm{Is}-63 \mathrm{dBc}$ )


Figure 31. Noise Floor vs. fout over Temperature (ACLR Measured Beyond 30 MHz ), 2-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=32$ (DOCSIS SPEC Is -70 dBc)

## AD9789



Figure 32. ACLR Performance over Temperature, 4-Channel QAM, $f_{\text {OUT }}=200 \mathrm{MHz}, f_{\text {DAC }}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=20$ (DOCSIS SPEC Is -67 dBc; Harmonic Exception Is -63 dBc )


Figure 33. Second-Order Harmonic Performance vs. fout over Temperature, 4-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=20$ (DOCSIS SPEC Is -67 dBc; Harmonic Exception Is -63 dBc)


Figure 34. Noise Floor vs. fout over Temperature (ACLR Measured Beyond 30 MHz ), 4-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=20$ (DOCSIS SPEC Is -67 dBc)


Figure 35. ACLR Performance over Temperature, 4-Channel QAM, $f_{\text {OUT }}=800 \mathrm{MHz}, f_{\text {DAC }}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=20$ (DOCSIS SPEC Is -67 dBc )


Figure 36. Third-Order Harmonic Performance vs. fout over Temperature, 4-Channel QAM, $f_{D A C}=2.3 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=20$ (DOCSIS SPEC Is -67 dBc; Harmonic Exception Is -63 dBc)


Figure 37. ACLR Performance over $f_{D A C}$ 4-Channel QAM, $f_{\text {OUT }}=850 \mathrm{MHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Temperature $=25^{\circ} \mathrm{C}$, Sum Scale $=20$
(DOCSIS SPEC Is -67 dBc)


Figure 38. 1-Channel QAM ACLR, $f_{\text {OUT }}=840 \mathrm{MHz}$, Temperature $=25^{\circ} \mathrm{C}$, Sum Scale $=48$, Full-Scale Current $=20 \mathrm{~mA}$, Span $=42 \mathrm{MHz}$


Figure 39. 2-Channel QAM ACLR, $f_{\text {OUT }}=840 \mathrm{MHz}$, Sum Scale $=32$,
Full-Scale Current $=25 \mathrm{~mA}$, Span $=42 \mathrm{MHz}$, Channel 1


Figure 40. 1-Channel QAM ACLR, $f_{\text {OUt }}=840 \mathrm{MHz}$, Temperature $=25^{\circ} \mathrm{C}$, Sum Scale $=48$, Full-Scale Current $=20 \mathrm{~mA}$, Span $=18 \mathrm{MHz}$


Figure 41. 2-Channel QAM ACLR, $f_{\text {OUT }}=840 \mathrm{MHz}$, Sum Scale $=32$, Full-Scale Current $=25 \mathrm{~mA}$, Span $=42 \mathrm{MHz}$, Channel 2


Figure 42. Zoomed 2-Channel QAM ACLR, fout $=840 \mathrm{MHz}$, Sum Scale $=32$, Full-Scale Current $=25 \mathrm{~mA}$, Span $=18 \mathrm{MHz}$, Channel 1


Figure 43. 4-Channel QAM ACLR, fout $=840 \mathrm{MHz}$, Temperature $=25^{\circ} \mathrm{C}$, Sum Scale $=20$, Full-Scale Current $=25 \mathrm{~mA}$, Span $=42 \mathrm{MHz}$, Channel 1


Figure 44. Zoomed 2-Channel QAM ACLR, fout $=840 \mathrm{MHz}$, Sum Scale $=32$, Full-Scale Current $=25 \mathrm{~mA}$, Span $=18 \mathrm{MHz}$, Channel 2

| REF -35.96dBm ATTEN 2dB |
| :--- |

Figure 45. 4-Channel QAM ACLR, fout $=840 \mathrm{MHz}$, Temperature $=25^{\circ} \mathrm{C}$, Sum Scale $=20$, Full-Scale Current $=25 \mathrm{~mA}$, Span $=42 \mathrm{MHz}$, Channel 4


Figure 46. Zoomed 4-Channel QAM ACLR, $f_{\text {out }}=840 \mathrm{MHz}$, Temperature $=$ $25^{\circ} \mathrm{C}$, Sum Scale $=20$, Full-Scale Current $=25 \mathrm{~mA}$, Span $=18 \mathrm{MHz}$, Channel 1


Figure 47. Modulation Error Ratio, Equalized, 1-Channel 256-QAM, $f_{\text {DAC }}=2.29376 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$, Sum Scale $=48$ (Equalization Filter from Demodulation Toolbox on Spectrum Analyzer Used)


Figure 48. Modulation Error Ratio, Unequalized, 1-Channel 256-QAM, $f_{D A C}=2.29376$ GHz, Full-Scale Current $=20 \mathrm{~mA}$, Sum Scale $=48$

REF - 35.96dBm ATTEN 2dB


Figure 49. Zoomed 4-Channel QAM ACLR, $f_{\text {OUT }}=840 \mathrm{MHz}$, Temperature $=$ $25^{\circ} \mathrm{C}$, Sum Scale $=20$, Full-Scale Current $=25 \mathrm{~mA}$, Span $=18 \mathrm{MHz}$, Channel 4


Figure 50. Modulation Error Ratio, Equalized, 4-Channel 256-QAM,
$f_{D A C}=2.29376 \mathrm{GHz}$, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=20$ (Equalization Filter from Demodulation Toolbox on Spectrum Analyzer Used)


Figure 51. Modulation Error Ratio, Unequalized, 4-Channel 256-QAM, $f_{D A C}=2.29376$ GHz, Full-Scale Current $=25 \mathrm{~mA}$, Sum Scale $=20$


Figure 52. SFDR vs. fout in Mix Mode, $f_{\text {DAC }}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$ (Second Nyquist Zone Performance)


Figure 53. IMD vs. fout in Mix Mode, $f_{D A C}=2.4 \mathrm{GHz}$, Full-Scale Current $=20 \mathrm{~mA}$ (Second Nyquist Zone Performance)


Figure 54. ACLR vs. fout in Mix Mode with One-Carrier WCDMA, $f_{D A C}=2304 \mathrm{MHz}$, Full-Scale Current $=20 \mathrm{~mA}$ (Second Nyquist Zone Performance)


Figure 55. One-Carrier WCDMA ACLR in Mix Mode, $f_{\text {out }}=2.1 \mathrm{GHz}$, $f_{\text {DAC }}=2304 \mathrm{MHz}$, Full-Scale Current $=20 \mathrm{~mA}$


Figure 56. Four-Carrier WCDMA ACLR in Mix Mode, $f_{\text {out }}=2.1 \mathrm{GHz}$, $f_{\text {DAC }}=2304 \mathrm{MHz}$, Full-Scale Current $=20 \mathrm{~mA}$


Figure 57. Power Dissipation by Supply vs. $f_{D A C}, 4$-Channel DOCSIS, $f_{\text {OUT }}=915 \mathrm{MHz}$, Full-Scale Current $=25 \mathrm{~mA}$ (Datapath Configuration: QAM Encoder On, SRRC Filter On, Four $2 \times$ Interpolation Filters On)


Figure 58. Power Dissipation by Supply vs. $f_{D A C} 16 \times$ Interpolation, One Channel Enabled, $f_{\text {out }}=70 \mathrm{MHz}$, Full-Scale Current $=20 \mathrm{~mA}$


Figure 59. AVDD33 Power Dissipation vs. Full-Scale Current


Figure 60. Total Power Dissipation vs. $f_{D A C}, 4$-Channel DOCSIS, $f_{\text {OuT }}=915 \mathrm{MHz}$, Full-Scale Current $=25 \mathrm{~mA}$ (Datapath Configuration: QAM Encoder On, SRRC Filter On, Four $2 \times$ Interpolation Filters On)


Figure 61. Total Power Dissipation vs. $f_{D A C} 16 \times$ Interpolation, One Channel Enabled, $f_{\text {out }}=70 \mathrm{MHz}$, Full-Scale Current $=20 \mathrm{~mA}$

## TERMINOLOGY

## Monotonicity

A DAC is monotonic if the output either increases or remains constant as the digital input increases.

## Offset Error

Offset error is the deviation of the output current from the ideal of 0 . For IOUTP, 0 mA output is expected when all inputs are set to 0 . For IOUTN, 0 mA output is expected when all inputs are set to 1 .

## Gain Error

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1 s minus the output when all inputs are set to 0 s .

## Temperature Drift

Temperature drift is specified as the maximum change from the ambient $\left(25^{\circ} \mathrm{C}\right)$ value to the value at either $\mathrm{T}_{\mathrm{MIN}}$ or $\mathrm{T}_{\mathrm{MAX}}$. For offset, gain, and reference drift, the drift is reported in ppm per ${ }^{\circ} \mathrm{C}$.

## Power Supply Rejection (PSR)

PSR is the maximum change in the full-scale output as the supplies are varied from nominal to minimum and maximum specified voltages.

## Output Compliance Range

The output compliance range is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits may cause either output stage saturation or breakdown, resulting in nonlinear performance.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in dB, between the peak amplitude of the output signal and the peak spurious signal over the specified bandwidth.

## Noise Spectral Density (NSD)

NSD is the converter noise power per unit of bandwidth. NSD is usually specified in $\mathrm{dBm} / \mathrm{Hz}$ in the presence of a 0 dBm fullscale signal.

## Adjacent Channel Leakage Ratio (ACLR)

The adjacent channel leakage (power) ratio is the ratio, in dBc , between the measured power within a channel relative to its adjacent channels.

## Modulation Error Ratio (MER)

Modulated signals create a discrete set of output values referred to as a constellation. Each symbol creates an output signal corresponding to one point on the constellation. MER is a measure of the discrepancy between the average output symbol magnitude and the rms error magnitude of the individual symbol.

## Intermodulation Distortion (IMD)

IMD is the result of two or more signals at different frequencies mixing together. Many products are created according to the formula $\mathrm{af}_{1} \pm \mathrm{bf}_{2}$, where a and b are integer values.

## SERIAL CONTROL PORT

The AD9789 serial control port is a flexible, synchronous serial communications port that allows an easy interface to many industry-standard microcontrollers and microprocessors. The AD9789 serial control port is compatible with most synchronous transfer formats, including both the Motorola SPI ${ }^{\oplus}$ and Intel ${ }^{\oplus}$ SSR protocols. The serial control port allows read/write access to all registers that configure the AD9789. Single- or multiple-byte transfers are supported, as well as MSB first or LSB first transfer formats. The AD9789 serial control port can be configured for a single bidirectional I/O pin (SDIO only) or for two unidirectional I/O pins (SDIO/SDO). By default, the AD9789 is in unidirectional long instruction mode (long instruction mode is the only instruction mode supported).

## SERIAL CONTROL PORT PIN DESCRIPTIONS

The SCLK (serial clock) pin is the serial shift clock. This pin is an input. SCLK is used to synchronize serial control port reads and writes. Write data bits are registered on the rising edge of this clock, and read data bits are registered on the falling edge. This pin is internally pulled down by a $30 \mathrm{k} \Omega$ resistor to ground.
SDIO (serial data input/output) is a dual-purpose pin that acts as an input only (unidirectional mode) or as both an input and an output (bidirectional mode). The AD9789 defaults to the unidirectional I/O mode (Register 0x00[7] = 0).
The SDO (serial data output) pin is used only in the unidirectional I/O mode as a separate output pin for reading back data.
$\overline{\mathrm{CS}}$ (chip select bar) is an active low control that gates the read and write cycles. When $\overline{\mathrm{CS}}$ is high, SDO and SDIO are in a high impedance state. This pin is internally pulled up by a $30 \mathrm{k} \Omega$ resistor to DVDD33.


## GENERAL OPERATION OF SERIAL CONTROL PORT

A write or read operation to the AD9789 is initiated by pulling $\overline{\mathrm{CS}}$ low. $\overline{\mathrm{CS}}$ stall high is supported in modes where three or fewer bytes of data (plus the instruction data) are transferred (see Table 7). In these modes, $\overline{\mathrm{CS}}$ can temporarily return high on any byte boundary, allowing time for the system controller to process the next byte. CS can go high on byte boundaries only and can go high during either part (instruction or data) of the transfer.
During $\overline{\mathrm{CS}}$ stall high mode, the serial control port state machine enters a wait state until all data is sent. If the system controller decides to abort the transfer before all of the data is sent, the state machine must be reset by either completing the remaining
transfers or by returning $\overline{\mathrm{CS}}$ low for at least one complete SCLK cycle (but less than eight SCLK cycles). Raising $\overline{\mathrm{CS}}$ on a nonbyte boundary terminates the serial transfer and flushes the buffer.

In streaming mode (see Table 7), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented (see the MSB/LSB First Transfers section). $\overline{\mathrm{CS}}$ must be raised at the end of the last byte to be transferred, thereby ending streaming mode.

## Communication Cycle—Instruction Plus Data

There are two parts to a communication cycle with the AD9789. In the first part, a 16 -bit instruction word is written to the AD9789, coincident with the first 16 SCLK rising edges. The instruction word provides the AD9789 serial control port with information regarding the data transfer, which is the second part of the communication cycle. The instruction word defines whether the upcoming data transfer is a read or a write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer.

## Write

If the instruction word is for a write operation, the second part of the communication cycle is the transfer of data into the serial control port buffer of the AD9789. Data bits are registered on the rising edge of SCLK.

The length of the transfer (one, two, or three bytes or streaming mode) is indicated by two bits ( N 1 and N 0 ) in the instruction byte. When the transfer is one, two, or three bytes (but not streaming mode), $\overline{\mathrm{CS}}$ can be raised after each sequence of eight bits to stall the bus, except after the last byte, where it ends the cycle. When the bus is stalled, the serial transfer resumes when $\overline{\mathrm{CS}}$ is lowered. Raising $\overline{\mathrm{CS}}$ on a nonbyte boundary resets the serial control port. During a write, streaming mode does not skip reserved or blank registers; therefore, the user must know what bit pattern to write to the reserved registers to preserve proper operation of the part. It does not matter what data is written to blank registers.
Most writes to the control registers immediately reconfigure the device. However, Register 0x16 through Register 0x1D do not directly control device operation. They provide data to internal logic that must perform additional operations on the data before it is downloaded and the device configuration is changed. For any updates to Register 0x16 through Register 0x1D to take effect, the FREQNEW bit (Register 0x1E[7]) must be set to 1 (this bit is self-clearing). Any number of bytes of data can be changed before updating registers. Setting the FREQNEW bit simultaneously updates Register 0x16 through Register 0x1D.
In a similar fashion, any changes to Register 0x22 and Register 0x23 require PARMNEW (Register 0x24[7]) to be toggled from a low state to a high state before the new values take effect. Unlike the FREQNEW bit, PARMNEW is not self-clearing.

## AD9789

## Read

If the instruction word is for a read operation, the next $\mathrm{N} \times 8$ SCLK cycles clock out the data from the address specified in the instruction word, where N is 1 to 3 as determined by Bits[ $\mathrm{N} 1: \mathrm{N} 0$ ]. If $\mathrm{N}=4$, the read operation is in streaming mode, continuing until $\overline{C S}$ is raised. Streaming mode does not skip over reserved or blank registers. The readback data is valid on the falling edge of SCLK.
The default mode of the AD9789 serial control port is the unidirectional mode. In unidirectional mode, the readback data appears on the SDO pin. It is also possible to set the AD9789 to bidirectional mode using the SDIO_DIR bit (Register 0x00[7]). In bidirectional mode, both the sent data and the readback data appear on the SDIO pin.
A readback request reads the data that is in the serial control port buffer area or the data in the active registers (see Figure 63).
The AD9789 supports only the long instruction mode; therefore, Register 0x00[4:3] reads 11 (this register uses mirrored bits). Long instruction mode is the default at power-up or reset, and writing to these bits has no effect.

The AD9789 uses Register Address 0x00 to Register Address 0x55.


Figure 63. Relationship Between Serial Control Port Buffer Registers and Active Registers of the AD9789

## INSTRUCTION WORD (16 BITS)

The MSB of the instruction word is $\mathrm{R} / \overline{\mathrm{W}}$, which indicates whether the instruction is a read or a write. The next two bits, N 1 and N0, indicate the length of the transfer in bytes. The final 13 bits (Bits[A12:A0]) are the address at which to begin the read or write operation.
For a write, the instruction word is followed by the number of bytes of data indicated by Bits[ $\mathrm{N} 1: \mathrm{N} 0]$ (see Table 7).

Table 7. Byte Transfer Count

| N1 | N0 | Bytes to Transfer |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 3 |
| 1 | 1 | Streaming mode |

Bits[A12:A0] select the address within the register map that is written to or read from during the data transfer portion of the communication cycle. Only Bits[A6:A0] are needed to cover the range of the 0x55 registers used by the AD9789. Bits[A12:A7] must always be 0 . For multibyte transfers, this address is the starting byte address. In MSB first mode, subsequent bytes increment the address.

## MSB/LSB FIRST TRANSFERS

The AD9789 instruction word and byte data can be MSB first or LSB first. Any data written to Register 0x00 must be mirrored, the upper four bits (Bits[7:4]) with the lower four bits (Bits [3:0]). This makes it irrelevant whether LSB first or MSB first is in effect. As an example of this mirroring, the default setting for Register $0 \times 00[7: 0$ ] is $0 \times 18$, which mirrors Bit 4 and Bit 3 . These bits set the long instruction mode (the default and the only mode supported). The default for the AD9789 is MSB first.

When LSB first is set by Register 0x00[1] and Register 0x00[6], it takes effect immediately. In multibyte transfers, subsequent bytes reflect any changes in the serial port configuration.
When MSB first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant data byte. Subsequent data bytes must follow in order from the high address to the low address. In MSB first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.
When LSB first mode is active, the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant data byte followed by multiple data bytes. The internal byte address generator of the serial control port increments for each byte of the multibyte transfer cycle.

The AD9789 serial control port register address decrements from the register address just written toward $0 \times 00$ for multibyte I/O operations if the MSB first mode is active (default). If the LSB first mode is active, the register address of the serial control port increments from the address just written toward $0 \times 55$ for multibyte I/O operations.

Streaming mode always terminates when it reaches Address 0x2F. Note that unused addresses are not skipped during multibyte I/O operations.

Table 8. Streaming Mode (No Addresses Are Skipped)

| Write Mode | Address Direction | Stop Sequence |
| :--- | :--- | :--- |
| LSB First | Increment | $0 \times 02 \mathrm{D}, 0 \times 02 \mathrm{E}, 0 \times 02 \mathrm{~F}$, stop |
| MSB First | Decrement | $0 \times 001,0 \times 000,0 \times 02 \mathrm{~F}$, stop |


[^0]:    ${ }^{1}$ Use an external amplifier to drive any external load.

