

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **CMOS 300 MSPS Complete DDS**

AD9852

#### **FEATURES**

300 MHz internal clock rate
FSK, BPSK, PSK, chirp, AM operation
Dual integrated 12-bit D/A converters
Ultrahigh speed comparator, 3 ps rms jitter
Excellent dynamic performance
80 dB SFDR at 100 MHz (±1 MHz) Aout
4× to 20× programmable reference clock multiplier
Dual 48-bit programmable frequency registers
Dual 14-bit programmable phase offset registers
12-bit programmable amplitude modulation and on/off output shaped keying function
Single-pin FSK and BPSK data interfaces
PSK capability via I/O interface
Linear or nonlinear FM chirp functions with single pin frequency hold function

Frequency ramped FSK
<25 ps rms total jitter in clock generator mode
Automatic bidirectional frequency sweeping
Sin(x)/x correction
Simplified control interface
10 MHz serial 2-wire or 3-wire SPI-compatible
100 MHz parallel 8-bit programming
3.3 V single supply
Multiple power-down functions
Single-ended or differential input reference clock
Small, 80-lead LQFP or TQFP with exposed pad

#### **APPLICATIONS**

Agile LO frequency synthesis
Programmable clock generator
FM chirp source for radar and scanning systems
Test and measurement equipment
Commercial and amateur RF exciter

#### **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

# **AD9852\* PRODUCT PAGE QUICK LINKS**

Last Content Update: 02/23/2017

# COMPARABLE PARTS -

View a parametric search of comparable parts.

# **EVALUATION KITS**

· AD9852 Evaluation Board

# **DOCUMENTATION**

### **Application Notes**

- AN-1389: Recommended Rework Procedure for the Lead Frame Chip Scale Package (LFCSP)
- AN-237: Choosing DACs for Direct Digital Synthesis
- AN-280: Mixed Signal Circuit Technologies
- AN-342: Analog Signal-Handling for High Speed and Accuracy
- AN-345: Grounding for Low-and-High-Frequency Circuits
- AN-419: A Discrete, Low Phase Noise, 125 MHz Crystal Oscillator for the AD9850
- AN-423: Amplitude Modulation of the AD9850 Direct Digital Synthesizer
- AN-543: High Quality, All-Digital RF Frequency Modulation Generation with the ADSP-2181 and the AD9850 DDS
- AN-557: An Experimenter's Project:
- AN-587: Synchronizing Multiple AD9850/AD9851 DDS-Based Synthesizers
- AN-605: Synchronizing Multiple AD9852 DDS-Based Synthesizers
- AN-621: Programming the AD9832/AD9835
- AN-632: Provisionary Data Rates Using the AD9951 DDS as an Agile Reference Clock for the ADN2812 Continuous-Rate CDR
- AN-769: Generating Multiple Clock Outputs from the AD9540
- AN-772: A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)
- AN-823: Direct Digital Synthesizers in Clocking Applications Time
- AN-837: DDS-Based Clock Jitter Performance vs. DAC Reconstruction Filter Performance
- AN-843: Measuring a Loudspeaker Impedance Profile Using the AD5933
- AN-847: Measuring a Grounded Impedance Profile Using the AD5933
- AN-851: A WiMax Double Downconversion IF Sampling Receiver Design
- AN-927: Determining if a Spur is Related to the DDS/DAC or to Some Other Source (For Example, Switching Supplies)

- AN-939: Super-Nyquist Operation of the AD9912 Yields a High RF Output Signal
- AN-953: Direct Digital Synthesis (DDS) with a **Programmable Modulus**

#### **Data Sheet**

AD9852: CMOS 300 MSPS Complete DDS Data Sheet

### **Product Highlight**

 Introducing Digital Up/Down Converters: VersaCOMM™ **Reconfigurable Digital Converters** 

#### **Technical Books**

A Technical Tutorial on Digital Signal Synthesis, 1999

## TOOLS AND SIMULATIONS $\Box$



- · ADIsimDDS (Direct Digital Synthesis)
- · AD9852 IBIS Models

## REFERENCE MATERIALS $\Box$

### **Product Selection Guide**

RF Source Booklet

#### **Technical Articles**

- 400-MSample DDSs Run On Only +1.8 VDC
- · ADI Buys Korean Mobile TV Chip Maker
- Basics of Designing a Digital Radio Receiver (Radio 101)
- DDS Applications
- DDS Circuit Generates Precise PWM Waveforms
- DDS Design
- DDS Device Produces Sawtooth Waveform
- DDS Device Provides Amplitude Modulation
- DDS IC Initiates Synchronized Signals
- DDS IC Plus Frequency-To-Voltage Converter Make Low-Cost DAC
- DDS Simplifies Polar Modulation
- Digital Potentiometers Vary Amplitude In DDS Devices
- Digital Up/Down Converters: VersaCOMM™ White Paper
- Digital Waveform Generator Provides Flexible Frequency **Tuning for Sensor Measurement**
- Improved DDS Devices Enable Advanced Comm Systems
- Integrated DDS Chip Takes Steps To 2.7 GHz
- Simple Circuit Controls Stepper Motors
- Speedy A/Ds Demand Stable Clocks
- Synchronized Synthesizers Aid Multichannel Systems
- · The Year of the Waveform Generator
- · Two DDS ICs Implement Amplitude-shift Keying
- Video Portables and Cameras Get HDMI Outputs

## DESIGN RESOURCES $\Box$

- AD9852 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- · Symbols and Footprints

## **DISCUSSIONS**

View all AD9852 EngineerZone Discussions.

# SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

## TECHNICAL SUPPORT 🖳

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

# **TABLE OF CONTENTS**

Features	Inverse Sinc Function	29
Applications	REFCLK Multiplier	29
Functional Block Diagram1	High Speed Comparator	30
Revision History 3	Power-Down	30
General Description4	Programming the AD9852	31
Overview4	MASTER RESET	31
Specifications5	Parallel I/O Operation	31
Absolute Maximum Ratings 8	Serial Port I/O Operation	31
Thermal Resistance	General Operation of the Serial Interface	34
Explanation of Test Levels	Instruction Byte	34
ESD Caution	Serial Interface Port Pin Descriptions	35
Pin Configuration and Function Descriptions9	MSB/LSB Transfers	35
Typical Performance Characteristics	Control Register Descriptions	36
Typical Applications	Power Dissipation and Thermal Considerations	38
Modes of Operation	Thermal Impedance	38
Single Tone (Mode 000)	Junction Temperature Considerations	38
Unramped FSK (Mode 001)	Evaluation of Operating Conditions	40
Ramped FSK (Mode 010)	Thermally Enhanced Package Mounting Guidelines	40
Chirp (Mode 011)22	Evaluation Board	41
BPSK (Mode 100)	Evaluation Board Instructions	41
Using the AD9852	General Operating Instructions	41
Internal and External Update Clock27	Using the Provided Software	43
On/Off Output Shaped Keying (OSK)27	Support	43
Cosine DAC	Outline Dimensions	51
Control DAC	Ordering Guide	52

#### **REVISION HISTORY**

5/07—Rev. D to Rev. E	
Changed AD9852ASQ to AD9852ASVZU1	niversal
Changed AD9852AST to AD9852ASTZUı	niversal
Change to Features	1
Changes to Endnote 10 of Table 1	7
Changes to Absolute Maximum Ratings	8
Added Thermal Resistance Section	8
Change to Ramped FSK (Mode 010) Section	19
Change to Internal and External Update Clock Section	27
Change to Thermal Impedance Section	
Changes to Junction Temperature Considerations Section	138
Changes to Thermally Enhanced Package Mounting	
Guidelines Section	
Deleted Figure 61 to Figure 64	41
Changes to Table 14	44
Updated Outline Dimensions	51
Changes to Ordering Guide	52
12/05 Per C42 Per D	
12/05—Rev. C to Rev. D	1
Updated Format	
Changes to General Description	
Changes to Explanation of Test Levels Section	
Change to Pin Configuration	
Changes to Figure 65	
Changes to Outline Dimensions	
Changes to Ordering Guide	52
4/04—Rev. B to Rev. C	
Updated FormatUı	niversal
Changes to Figure 1	
Changes to General Description	
Changes to Table 1	
Changes to Footnote 2	6
Changes to Figure 2	8
Changes to Table 5	17
Changes to Equation in Ramped FSK (Mode 010)	19
Changes to Evaluation Board Instructions	39
Changes to General Operating Instructions Section	
Changes to Using the Provided Software Section	42
Changes to Figure 65	43
Changes to Figure 66	44
Changes to Figure 72 and Figure 73	48
Changes to Ordering Guide	48

## 

Changes to General Operation of the Serial

3/02—Rev. A to Rev. B

## **GENERAL DESCRIPTION**

The AD9852 digital synthesizer is a highly integrated device that uses advanced DDS technology, coupled with an internal high speed, high performance D/A converter to form a digitally programmable, agile synthesizer function. When referenced to an accurate clock source, the AD9852 generates a highly stable frequency-, phase-, and amplitude-programmable cosine output that can be used as an agile LO in communications, radar, and many other applications. The innovative high speed DDS core of the AD9852 provides 48-bit frequency resolution (1  $\mu Hz$  tuning resolution with 300 MHz SYSCLK). Maintaining 17 bits ensures excellent SFDR.

The circuit architecture of the AD9852 allows the generation of output signals at frequencies up to 150 MHz, which can be digitally tuned at a rate of up to 100 million new frequencies per second. The (externally filtered) cosine wave output can be converted to a square wave by the internal comparator for agile clock generator applications. The device provides two 14-bit phase registers and a single pin for BPSK operation.

For higher-order PSK operation, the I/O interface can be used for phase changes. The 12-bit cosine DAC, coupled with the innovative DDS architecture, provides excellent wideband and narrow-band output SFDR. When configured with the comparator, the 12-bit control DAC facilitates static duty cycle control in the high speed clock generator applications.

The 12-bit digital multiplier permits programmable amplitude modulation, on/off output shaped keying, and precise amplitude control of the cosine DAC output. Chirp functionality is also included for wide bandwidth frequency sweeping applications.

The AD9852 programmable  $4\times$  to  $20\times$  REFCLK multiplier circuit internally generates the 300 MHz system clock from a lower frequency external reference clock. This saves the user the expense and difficulty of implementing a 300 MHz system clock source.

Direct 300 MHz clocking is also accommodated with either single-ended or differential inputs. Single-pin, conventional FSK and the enhanced spectral qualities of ramped FSK are supported. The AD9852 uses advanced 0.35  $\mu$  CMOS technology to provide this high level of functionality on a single 3.3 V supply.

The AD9852 is pin-for-pin compatible with the AD9854 single-tone synthesizer. The AD9852 is specified to operate over the extended industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

### **OVERVIEW**

The AD9852 digital synthesizer is a highly flexible device that addresses a wide range of applications. The device consists of an NCO with a 48-bit phase accumulator, a programmable reference clock multiplier, an inverse sinc filter, a digital multiplier, two 12-bit/300 MHz DACs, a high speed analog comparator, and an interface logic. This highly integrated device can be configured to serve as a synthesized LO agile clock generator and FSK/BPSK modulator. The theory of operation for the functional blocks of the device and a technical description of the signal flow through a DDS device is provided by Analog Devices, Inc., in the tutorial *A Technical Tutorial on Digital Signal Synthesis*. The tutorial also provides basic applications information for a variety of digital synthesis implementations.

# **SPECIFICATIONS**

 $V_S = 3.3 \text{ V} \pm 5\%$ ,  $R_{SET} = 3.9 \text{ k}\Omega$ , external reference clock frequency = 30 MHz with REFCLK multiplier enabled at  $10 \times$  for AD9852ASVZ, external reference clock frequency = 20 MHz with REFCLK multiplier enabled at  $10 \times$  for AD9852ASTZ, unless otherwise noted.

Table 1.

		Test	AD9852ASVZ		ΑC	)9852A	STZ		
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE CLOCK INPUT CHARACTERISTICS <sup>1</sup>									
Internal System Clock Frequency Range									
REFCLK Multiplier Enabled	Full	VI	20		300	20		200	MHz
REFCLK Multiplier Disabled	Full	VI	DC		300	DC		200	MHz
External Reference Clock Frequency Range									
REFCLK Multiplier Enabled	Full	VI	5		75	5		50	MHz
REFCLK Multiplier Disabled	Full	VI	DC		300	DC		200	MHz
Duty Cycle	25°C	IV	45	50	55	45	50	55	%
Input Capacitance	25°C	IV		3			3		pF
Input Impedance	25°C	IV		100			100		kΩ
Differential Common-Mode Voltage Range									
Minimum Signal Amplitude <sup>2</sup>	25°C	IV	400			400			mV p-p
Common-Mode Range	25°C	IV	1.6	1.75	1.9	1.6	1.75	1.9	V
V <sub>H</sub> (Single-Ended Mode)	25°C	IV	2.3			2.3			V
V <sub>I</sub> L (Single-Ended Mode)	25°C	IV			1			1	V
DAC STATIC OUTPUT CHARACTERISTICS									
Output Update Speed	Full	1			300			200	MSPS
Resolution	25°C	IV		12			12		Bits
Cosine and Control DAC Full-Scale Output Current	25°C	IV	5	10	20	5	10	20	mA
Gain Error	25°C	1	-6		+2.2	-6		+2.2	% FS
					5			5	
Output Offset	25°C	I			2			2	μΑ
Differential Nonlinearity	25°C	I		0.3	1.25		0.3	1.25	LSB
Integral Nonlinearity	25°C	I		0.6	1.66		0.6	1.66	LSB
Output Impedance	25°C	IV		100			100		kΩ
Voltage Compliance Range	25°C	I	-0.5		+1.0	-0.5		+1.0	V
DAC DYNAMIC OUTPUT CHARACTERISTICS									
DAC Wideband SFDR									
1 MHz to 20 MHz A <sub>OUT</sub>	25°C	V		58			58		dBc
20 MHz to 40 MHz Aout	25°C	V		56			56		dBc
40 MHz to 60 MHz Aout	25°C	V		52			52		dBc
60 MHz to 80 MHz Aout	25°C	V		48			48		dBc
80 MHz to 100 MHz Aout	25°C	V		48			48		dBc
100 MHz to 120 MHz A <sub>OUT</sub>	25°C	V		48					dBc
DAC Narrow-Band SFDR									
10 MHz A <sub>ОUТ</sub> (±1 MHz)	25°C	V		83			83		dBc
10 MHz A <sub>оит</sub> (±250 kHz)	25°C	V		83			83		dBc
10 MHz A <sub>оит</sub> (±50 kHz)	25°C	V		91			91		dBc
41 MHz A <sub>OUT</sub> (±1 MHz)	25°C	V		82			82		dBc
41 MHz A <sub>OUT</sub> (±250 kHz)	25°C	V		84			84		dBc
41 MHz A <sub>OUT</sub> (±50 kHz)	25°C	V		89			89		dBc
119 MHz A <sub>OUT</sub> (±1 MHz)	25°C	V		71					dBc
119 MHz A <sub>ОUТ</sub> (±250 kHz)	25°C	V		77					dBc
119 MHz A <sub>ОИТ</sub> (±50 kHz)	25°C	V		83					dBc

		Test	Αſ	D9852A	SVZ	AI	D9852A	STZ	
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Unit
Residual Phase Noise									
$(A_{OUT} = 5 MHz, External Clock = 30 MHz,$									
REFCLK Multiplier Engaged at 10×)									
1 kHz Offset	25°C	V		140			140		dBc/Hz
10 kHz Offset	25°C	V		138			138		dBc/Hz
100 kHz Offset	25°C	V		142			142		dBc/Hz
(A <sub>OUT</sub> = 5 MHz, External Clock = 300 MHz, REFCLK Multiplier Bypassed)									
1 kHz Offset	25°C	V		142			142		dBc/Hz
0 kHz Offset	25°C	V		148			148		dBc/Hz
100 kHz Offset	25°C	V		152			152		dBc/Hz
PIPELINE DELAYS <sup>3, 4, 5</sup>									
DDS Core (Phase Accumulator and Phase-to-Amp Converter)	25°C	IV		33			33		SYSCLK cycles
Frequency Accumulator	25°C	IV		26			26		SYSCLK cycles
Inverse Sinc Filter	25°C	IV		16			16		SYSCLK cycles
Digital Multiplier	25°C	IV		9			9		SYSCLK cycle
DAC	25°C	IV		1			1		SYSCLK cycle
I/O Update Clock (Internal Mode)	25°C	IV		2			2		SYSCLK cycle
I/O Update Clock (External Mode)	25°C	IV		3			3		SYSCLK cycle
MASTER RESET DURATION	25°C	IV	10			10			SYSCLK cycle
COMPARATOR INPUT CHARACTERISTICS									,
Input Capacitance	25°C	V		3			3		pF
Input Resistance	25°C	IV		500			500		kΩ
Input Current	25°C	1		± 1	± 5		± 1	± 5	μΑ
Hysteresis	25°C	IV		10	20		10	20	mV p-p
COMPARATOR OUTPUT CHARACTERISTICS									
Logic 1 Voltage, High-Z Load	Full	VI	3.1			3.1			V
Logic 0 Voltage, High-Z Load	Full	VI			0.16			0.16	V
Output Power, 50 Ω Load, 120 MHz Toggle Rate	25°C	1	9	11		9	11		dBm
Propagation Delay	25°C	IV		3			3		ns
Output Duty Cycle Error <sup>6</sup>	25°C	1	-10	± 1	+10	-10	± 1	+10	%
Rise/Fall Time, 5 pF Load	25°C	V		2			2		ns
Toggle Rate, High-Z Load	25°C	IV	300	350		300	350		MHz
Toggle Rate, 50 Ω Load	25°C	IV	375	400		375	400		MHz
Output Cycle-to-Cycle Jitter <sup>7</sup>	25°C	IV			4.0			4.0	ps rms
COMPARATOR NARROW-BAND SFDR <sup>8</sup>									
10 MHz (±1 MHz)	25°C	V		84			84		dBc
10 MHz (±250 MHz)	25°C	V		84			84		dBc
10 MHz (±50 kHz)	25°C	V		92			92		dBc
41 MHz (±1 MHz)	25°C	V		76			76		dBc
41 MHz (±250 kHz)	25°C	V		82			82		dBc
41 MHz (±50 kHz)	25°C	V		89			89		dBc
119 MHz (±1 MHz)	25°C	V		73					dBc
119 MHz (±250 kHz)	25°C	V		73					dBc
119 MHz (±50 kHz)	25°C	V		83					dBc
CLOCK GENERATOR OUTPUT JITTER <sup>8</sup>									
5 MHz A <sub>OUT</sub>	25°C	V		23			23		ps rms
40 MHz A <sub>OUT</sub>	25°C	V		12			12		ps rms
100 MHz A <sub>OUT</sub>	25°C	V		7			7		ps rms

		Test	AD9852ASVZ		AD9852ASTZ				
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Unit
PARALLEL I/O TIMING CHARACTERISTICS									
$t_{ASU}$ (Address Setup Time to $\overline{WR}$ Signal Active)	Full	IV	8.0	7.5		8.0	7.5		ns
$t_{ADHW}$ (Address Hold Time to $\overline{WR}$ Signal Inactive)	Full	IV	0			0			ns
t <sub>DSU</sub> (Data Setup Time to WR Signal Inactive)	Full	IV	3.0	1.6		3.0	1.6		ns
$t_{DHD}$ (Data Hold Time to $\overline{WR}$ Signal Inactive)	Full	IV	0			0			ns
twrLow (WR Signal Minimum Low Time)	Full	IV	2.5	1.8		2.5	1.8		ns
twrhigh (WR Signal Minimum High Time)	Full	IV	7			7			ns
t <sub>WR</sub> (Minimum WR Time)	Full	IV	10.5			10.5			ns
t <sub>ADV</sub> (Address to Data Valid Time)	Full	V	15		15	15		15	ns
t <sub>ADHR</sub> (Address Hold Time to RD Signal Inactive)	Full	IV	5			5			ns
t <sub>RDLOV</sub> (RD Low to Output Valid)	Full	IV			15			15	ns
t <sub>RDHOZ</sub> (RD High to Data Three-State)	Full	IV			10			10	ns
SERIAL I/O TIMING CHARACTERISTICS									
t <sub>PRE</sub> (CS Setup Time)	Full	IV	30			30			ns
t <sub>SCLK</sub> (Period of Serial Data Clock)	Full	IV	100			100			ns
t <sub>DSU</sub> (Serial Data Setup Time)	Full	IV	30			30			ns
t <sub>SCLKPWH</sub> (Serial Data Clock Pulse Width High)	Full	IV	40			40			ns
t <sub>SCLKPWL</sub> (Serial Data Clock Pulse Width Low)	Full	IV	40			40			ns
t <sub>DHLD</sub> (Serial Data Hold Time)	Full	IV	0			0			ns
t <sub>DV</sub> (Data Valid Time)	Full	V		30			30		ns
CMOS LOGIC INPUTS 9									
Logic 1 Voltage	25°C	I	2.2			2.2			V
Logic 0 Voltage	25°C	I			8.0			8.0	V
Logic 1 Current	25°C	IV			± 5			± 12	μΑ
Logic 0 Current	25°C	IV			± 5			± 12	μΑ
Input Capacitance	25°C	V		3			3		pF
POWER SUPPLY <sup>10</sup>									
V <sub>s</sub> Current <sup>11</sup>	25°C	I I		815	922		585	660	mA
V <sub>S</sub> Current <sup>12</sup>	25°C	1		640	725		465	520	mA
V <sub>S</sub> Current <sup>13</sup>	25°C			585	660		425	475	mA
P <sub>DISS</sub> <sup>11</sup>	25°C			2.70	3.20		1.93	2.39	W
P <sub>DISS</sub> <sup>12</sup>	25°C			2.12	2.52		1.53	1.81	W
P <sub>DISS</sub> 13	25°C			1.93	2.29		1.40	1.65	W
P <sub>DISS</sub> Power-Down Mode	25°C	1		1	50		1	50	mW

<sup>&</sup>lt;sup>1</sup> The reference clock inputs are configured to accept a 1 V p-p (typical) dc offset square or sine waves centered at one-half the applied  $V_{DD}$  or a 3 V TTL-level pulse input.

<sup>2</sup> An internal 400 mV p-p differential voltage swing equates to 200 mV p-p applied to both REFCLK input pins.

<sup>4</sup> If a feature such as inverse sinc, which has 16 pipeline delays, can be bypassed, the total delay is reduced by that amount.

 $^6$  A change in duty cycle from 1 MHz to 100 MHz with 1 V p-p sine wave input and 0.5 V threshold.

<sup>9</sup> Avoid overdriving digital inputs. (Refer to equivalent circuits in Figure 3.)

<sup>12</sup> All functions except inverse sinc engaged.

<sup>&</sup>lt;sup>3</sup> Pipeline delays of each individual block are fixed; however, if the first eight MSBs of a tuning word are all 0s, the delay appears longer. This is due to insufficient phase accumulation per a system clock period to produce enough LSB amplitude to the D/A converter.

<sup>&</sup>lt;sup>5</sup> The I/O UD CLK transfers data from the I/O port buffers to the programming registers. This transfer is measured in system clocks.

<sup>&</sup>lt;sup>7</sup> Represents the comparator's inherent cycle-to-cycle jitter contribution. The input signal is a 1 V, 40 MHz square wave, and the measurement device is a Wavecrest DTS-2075.

<sup>8</sup> Comparator input originates from analog output section via external 7-pole elliptic low-pass filter. Single-ended input, 0.5 V p-p. Comparator output terminated in 50 Ω.

<sup>&</sup>lt;sup>10</sup> If all device functions are enabled, it is not recommended to simultaneously operate the device at the maximum ambient temperature of 85°C and at the maximum internal clock frequency. This configuration may result in violating the maximum die junction temperature of 150°C. Refer to the Power Dissipation and Thermal Considerations section for derating and thermal management information.

<sup>&</sup>lt;sup>11</sup> All functions engaged.

<sup>&</sup>lt;sup>13</sup> All functions except inverse sinc and digital multipliers engaged.

## **ABSOLUTE MAXIMUM RATINGS**

Table 2.

Parameter	Rating
Maximum Junction Temperature	150°C
$V_S$	4 V
Digital Inputs	$-0.7 \text{ V to } + \text{V}_{\text{S}}$
Digital Output Current	5 mA
Storage Temperature	−65°C to +150°C
Operating Temperature	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C
Maximum Clock Frequency (ASVZ)	300 MHz
Maximum Clock Frequency (ASTZ)	200 MHz

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### THERMAL RESISTANCE

The heat sink of the AD9852ASVZ 80-lead TQFP package must be soldered to the PCB.

Table 3.

Thermal Characteristic	TQFP	LQFP
$\theta_{JA}$ (0 m/sec airflow) <sup>1, 2, 3</sup>	16.2°C/W	38°C/W
$\theta_{\text{JMA}}$ (1.0 m/sec airflow) <sup>2, 3, 4, 5</sup>	13.7°C/W	
$\theta_{\text{JMA}}$ (2.5 m/sec airflow) <sup>2, 3, 4, 5</sup>	12.8°C/W	
$\Psi_{\pi^{1,2}}$	0.3°C/W	
$\theta_{JC}^{6,7}$	2.0°C/W	

<sup>&</sup>lt;sup>1</sup> Per JEDEC JESD51-2 (heat sink soldered to PCB).

To determine the junction temperature on the application PCB use the following equation:

$$T_J = T_{case} + (\Psi_{JT} \times PD)$$

where:

 $T_{I}$  is the junction temperature expressed in degrees Celsius.  $T_{case}$  is the case temperature expressed in degrees Celsius, as measured by the user at the top center of the package.

 $\Psi_{TT} = 0.3$ °C/W.

*PD* is the power dissipation (PD); see the Power Dissipation and Thermal Considerations section for the method to calculate PD.

#### **EXPLANATION OF TEST LEVELS**

Table 4.

Test Level	Description
I	100% production tested.
III	Sample tested only.
IV	Parameter is guaranteed by design and characterization testing.
V	Parameter is a typical value only.
VI	Devices are 100% production tested at 25°C and guaranteed by design and characterization testing for industrial operating temperature range.

### **ESD CAUTION**



**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> 2S2P JEDEC test board.

 $<sup>^{3}</sup>$  Values of  $\theta_{\text{JA}}$  are provided for package comparison and PCB design considerations.

<sup>&</sup>lt;sup>4</sup> Per JEDEC JESD51-6 (heat sink soldered to PCB).

<sup>&</sup>lt;sup>5</sup> Airflow increases heat dissipation, effectively reducing  $\theta_{JA}$ . Furthermore, the more metal that is directly in contact with the package leads from metal traces through holes, ground, and power planes, the more  $\theta_{JA}$  is reduced.

<sup>&</sup>lt;sup>6</sup> Per MIL-Std 883, Method 1012.1.

 $<sup>^7</sup>$  Values of  $\theta_{\text{JC}}$  are provided for package comparison and PCB design considerations when an external heat sink is required.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 5. Pin Function Descriptions						
Pin Number	Mnemonic	Description				
1 to 8	D7 to D0	8-Bit Bidirectional Parallel Programming Data Inputs. Used only in parallel programming mode.				
9, 10, 23, 24, 25, 73, 74, 79, 80	DVDD	Connections for the Digital Circuitry Supply Voltage. Nominally 3.3 V more positive than AGND and DGND.				
11, 12, 26, 27, 28, 72, 75 to 78	DGND	Connections for Digital Circuitry Ground Return. Same potential as AGND.				
13, 35, 57, 58, 63	NC	No Internal Connection.				
14 to 16	A5 to A3	Parallel Address Inputs for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0). Used only in parallel programming mode.				
17	A2/IO RESET	Parallel Address Input for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0)/IO Reset. A2 is used only in parallel programming mode. IO RESET is used when the serial programming mode is selected, allowing an IO RESET of the serial communication bus that is unresponsive due to improper programming protocol. Resetting the serial bus in this manner does not affect previous programming, nor does it invoke the default programming values seen in Table 9. Active high.				
18	A1/SDO	Parallel Address Input for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0)/Unidirectional Serial Data Output. A1 is used only in parallel programming mode. SDO is used in 3-wire serial communication mode when the serial programming mode is selected.				

Pin Number	Mnemonic	Description
19	A0/SDIO	Parallel Address Input for Program Registers (Part of 6-Bit Parallel Address Inputs for Program Register, A5:A0)/Bidirectional Serial Data Input/Output. A0 is used only in parallel programming mode. SDIO is used in 2-wire serial communication mode.
20	I/O UD CLK	Bidirectional I/O Update Clock. Direction is selected in control register. If selected as an input, a rising edge transfers the contents of the I/O port buffers to the programming registers. If I/O UD CLK is selected as an output (default), an output pulse (low to high) with a duration of eight system clock cycles indicates that an internal frequency update has occurred.
21	WR/SCLK	Write Parallel Data to I/O Port Buffers. Shared function with SCLK. Serial clock signal associated with the serial programming bus. Data is registered on the rising edge. This pin is shared with WR when the parallel mode is selected. The mode is dependent on Pin 70 (S/P SELECT).
22	RD/CS	Read Parallel Data from Programming Registers. Shared function with $\overline{\text{CS}}$ . Chip select signal associated with the serial programming bus. Active low. This pin is shared with $\overline{\text{RD}}$ when the parallel mode is selected.
29	FSK/BPSK/HOLD	Multifunction Pin. Functions according to the mode of operation selected in the programming control register. If in the FSK mode, logic low selects F1 and logic high selects F2. If in the BPSK mode, logic low selects Phase 1 and logic high selects Phase 2. In chirp mode, logic high engages the hold function, causing the frequency accumulator to halt at its current location. To resume or commence chirp, logic low is asserted.
30	OSK	Output Shaped Keying. Must first be selected in the programming control register to function. A logic high causes the cosine DAC outputs to ramp up from zero-scale to full-scale amplitude at a preprogrammed rate. Logic low causes the full-scale output to ramp down to zero scale at the preprogrammed rate.
31, 32, 37, 38, 44, 50, 54, 60, 65	AVDD	Connections for the Analog Circuitry Supply Voltage. Nominally 3.3 V more positive than AGND and DGND.
33, 34, 39, 40, 41, 45, 46, 47, 53, 59, 62, 66, 67	AGND	Connections for Analog Circuitry Ground Return. Same potential as DGND.
36	VOUT	Noninverted Output of the Internal High Speed Comparator. Designed to drive 10 dBm to 50 $\Omega$ loads as well as standard CMOS logic levels.
42	VINP	Voltage Input Positive. The noninverting input of the internal high speed comparator.
43	VINN	Voltage Input Negative. The inverting input of the internal high speed comparator.
48	IOUT1	Unipolar Current Output of the Cosine DAC (refer to Figure 3).
49	ĪOUT1	Complementary Unipolar Current Output of the Cosine DAC.
51	ĪOUT2	Complementary Unipolar Current Output of the Control DAC.
52	IOUT2	Unipolar Current Output of the Control DAC.
55	DACBP	Common Bypass Capacitor Connection for Both DACs. A 0.01 µF chip capacitor from this pin to AVDD improves harmonic distortion and SFDR slightly. No connect is permissible, but results in a slight degradation in SFDR.
56	DAC R <sub>SET</sub>	Common Connection for Both DACs. Used to set the full-scale output current. $R_{SET} = 39.9 / I_{OUT}$ . Normal $R_{SET}$ range is from 8 k $\Omega$ (5 mA) to 2 k $\Omega$ (20 mA).
61	PLL FILTER	Connection for the External Zero-Compensation Network of the REFCLK Multiplier's PLL Loop Filter. The zero-compensation network consists of a 1.3 k $\Omega$ resistor in series with a 0.01 $\mu$ F capacitor. The other side of the network should be connected to AVDD as close as possible to Pin 60. For optimum phase noise performance, the REFCLK multiplier can be bypassed by setting the bypass PLL bit in Control Register 1E hex.
64	DIFF CLK ENABLE	Differential REFCLK Enable. A high level of this pin enables the differential clock inputs, REFCLK and REFCLK (Pin 69 and Pin 68, respectively).
68	REFCLK	Complementary (180° Out of Phase) Differential Clock Signal. User should tie this pin high or low when single-ended clock mode is selected. Same signal levels as REFCLK.
69	REFCLK	Single-Ended (CMOS Logic Levels Required) Reference Clock Input or One of Two Differential Clock Signals. In differential reference clock mode, both inputs can be CMOS logic levels or have greater than 400 mV p-p square or sine waves centered about 1.6 V dc.
70	S/P SELECT	Selects between serial programming mode (logic low) and parallel programming mode (logic high).
71	MASTER RESET	Initializes the serial/parallel programming bus to prepare for user programming, and sets programming registers to a do-nothing state defined by the default values listed in Table 9. Active on logic high. Asserting this pin is essential for proper operation upon power-up.




Figure 3. Equivalent Input and Output Circuits

# TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4 to Figure 9 indicate the wideband harmonic distortion performance of the AD9852 from 19.1 MHz to 119.1 MHz fundamental output, reference clock = 30 MHz, REFCLK multiplier =  $10 \times$ . Each graph is plotted from 0 MHz to 150 MHz (Nyquist).




Figure 4. Wideband SFDR, 19.1 MHz




Figure 5. Wideband SFDR, 39.1 MHz




Figure 6. Wideband SFDR, 59.1 MHz




Figure 7. Wideband SFDR, 79.1 MHz




Figure 8. Wideband SFDR, 99.1 MHz




Figure 9. Wideband SFDR, 119.1 MHz

Figure 10 to Figure 15 show the trade-off in elevated noise floor, increased phase noise (PN), and discrete spurious energy when the internal REFCLK multiplier circuit is engaged. Plots with wide (1 MHz) and narrow (50 kHz) spans are shown. Compare the noise floor of Figure 11 and Figure 12 with that of Figure 14 and Figure 15. The improvement seen in Figure 11 and Figure 12 is a direct result of sampling the fundamental at a higher rate. Sampling at a higher rate spreads the quantization noise of the DAC over a wider bandwidth, which effectively lowers the noise floor.




Figure 10. Narrow-Band SFDR, 39.1 MHz, 1 MHz BW, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 11. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 12. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW, 100 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 13. Narrow-Band SFDR, 39.1 MHz, 1 MHz BW, 30 MHz REFCLK with REFCLK Multiplier =  $10 \times$ 




Figure 14. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW,  $30\,\mathrm{MHz}$  REFCLK with REFCLK Multiplier =  $10\times$ 




Figure 15. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW, 10 MHz REFCLK with REFCLK Multiplier = 10×

Figure 18 and Figure 19 show the residual phase noise performance of the AD9852 when operating with a 300 MHz reference clock with the REFCLK multiplier bypassed vs. a 30 MHz reference clock with the REFCLK multiplier enabled at  $10\times$ .




Figure 16. A Slight Change in Tuning Word Yields Dramatically Better Results; 112.469 MHz with All Spurs Shifted Out-of-Band, 300 MHz REFCLK




Figure 17. Narrow-Band SFDR, 39.1 MHz, 50 kHz BW, 200 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 18. Residual Phase Noise, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 19. Residual Phase Noise, 30 MHz REFCLK with REFCLK Multiplier = 10×




Figure 20. SFDR vs. DAC Current, 59.1 A<sub>OUT</sub>, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 21. Supply Current vs. Output Frequency (Variation Is Minimal, Expressed as a Percentage, and Heavily Dependent on Tuning Word)




Figure 22. Typical Comparator Output Jitter, 40 MHz A<sub>OUT</sub>, 300 MHz REFCLK with REFCLK Multiplier Bypassed




Figure 23. Comparator Rise/Fall Times




Figure 24. Comparator Toggle Voltage Requirement

# TYPICAL APPLICATIONS




Figure 25. Synthesized LO Application for the AD9852




Figure 26. Chip Rate Generator in Spread Spectrum Application




Figure 27. Using an Aliased Image to Generate a High Frequency




Figure 28. Programmable Fractional Divide-by-N Synthesizer

Figure 29. Agile High Frequency Synthesizer




Figure 30. Differential Output Connection for Reduction of Common-Mode Signals




Figure 31. Frequency Agile Clock Generator Applications for the AD9852

## **MODES OF OPERATION**

There are five programmable modes of operation of the AD9852. Selecting a mode requires that three bits in the control register (Parallel Address 1F hex) be programmed as shown in Table 6.

**Table 6. Mode Selection Table** 

Mode 2	Mode 1	Mode 0	Result
0	0	0	Single tone
0	0	1	FSK
0	1	0	Ramped FSK
0	1	1	Chirp
1	0	0	BPSK

In each mode, engaging certain functions may be prohibited. Table 7 lists some important functions and their availability for each mode.

### **SINGLE TONE (MODE 000)**

When the MASTER RESET pin is asserted, single-tone mode becomes the default. The user can also access this mode by programming it into the control register. The phase accumulator, responsible for generating an output frequency, is presented with a 48-bit value from the Frequency Tuning Word 1 registers with default values of 0. Default values from the remaining applicable registers further define the single-tone output signal qualities.

The default values after a master reset configures the device with an output signal of 0 Hz and zero phase. Upon power-up and reset, the output from both DACs is a dc value equal to the midscale output current. This is the default mode amplitude setting of 0. Refer to the On/Off Output Shaped Keying (OSK) section for further explanation of the output amplitude control. It is necessary to program all or some of the 28 program registers to produce a user-defined output signal. Figure 32 shows the transition from the default condition (0 Hz) to a user-defined output frequency (F1).

As with all Analog Devices DDS devices, the value of the frequency tuning word is determined using the following equation:

 $FTW = (Desired\ Output\ Frequency \times 2^N)/SYSCLK$ 

#### where:

*N* is the phase accumulator resolution (48 bits in this instance). *Desired Output Frequency* is expressed in hertz. *FTW* (frequency tuning word) is a decimal number.

After a decimal number has been calculated, it must be rounded to an integer and then converted to binary format—a series of 48 binary-weighted 1s and 0s. The fundamental sine wave DAC output frequency range is from dc to one-half SYSCLK.

Changes in frequency are phase continuous; therefore, the first sampled phase value of the new frequency is referenced from the time of the last sampled phase value of the previous frequency.

The 14-bit phase register adjusts the cosine DAC's output phase.

The single-tone mode allows the user to control the following signal qualities:

- Output frequency to 48-bit accuracy
- Output amplitude to 12-bit accuracy
  - Fixed, user-defined amplitude control
  - Variable, programmable amplitude control
  - Automatic, programmable, single-pin-controlled on/off output shaped keying
- Output phase to 14-bit accuracy

Furthermore, all of these qualities can be changed or modulated via the 8-bit parallel programming port at a 100 MHz parallel byte rate or at a 10 MHz serial rate. Incorporating this attribute permits FM, AM, PM, FSK, PSK, and ASK operation in the single-tone mode.




Figure 32. Default State to User-Defined Output Transition

Function	Single-Tone Mode	FSK Mode	Ramped FSK Mode	Chirp Mode	BPSK Mode
Phase Adjust 1	•	•	•	•	•
Phase Adjust 2					•
Single-Pin FSK/BPSK or HOLD		•	•	•	•
Single-Pin Output Shaped Keying	•	•	•	•	•
Phase Offset or Modulation	•	•	•	•	
Amplitude Control or Modulation	•	•	•	•	•
Inverse Sinc Filter	•	•	•	•	•
Frequency Tuning Word 1	•	•	•	•	•
Frequency Tuning Word 2		•	•		
Automatic Frequency Sweep			•	•	

### **UNRAMPED FSK (MODE 001)**

When this mode is selected, the output frequency of the DDS is a function of the values loaded into Frequency Tuning Word Register 1 and Frequency Tuning Word Register 2 and the logic level of Pin 29 (FSK/BPSK/HOLD). A logic low on Pin 29 chooses F1 (Frequency Tuning Word 1, Parallel Address 4 hex to Parallel Address 9 hex), and a logic high chooses F2 (Frequency Tuning Word 2, Parallel Register Address A hex to Parallel Register Address F hex). Changes in frequency are phase continuous and are internally coincident with the FSK data pin (Pin 29); however, there is deterministic pipeline delay between the FSK data signal and the DAC output (see Table 1).

The unramped FSK mode (see Figure 33) is representative of traditional FSK, radio teletype (RTTY), or teletype (TTY) transmission of digital data. FSK is a very reliable means of digital communication; however, it makes inefficient use of the bandwidth in the RF spectrum. Ramped FSK, shown in Figure 34, is a method of conserving the bandwidth.

## **RAMPED FSK (MODE 010)**

In this method of FSK, changes from F1 to F2 are not instantaneous, but are accomplished in a frequency sweep or ramped fashion. The ramped notation implies the sweep is linear. Although linear sweeping, or frequency ramping, is easily and automatically accomplished, it is only one of many possibilities. Other frequency transition schemes can be implemented by changing the ramp rate and ramp step size at any time during operation.

Frequency ramping, whether linear or nonlinear, necessitates that many intermediate frequencies between F1 and F2 are output in addition to the primary F1 and F2 frequencies. Figure 34 and Figure 35 graphically depict the frequency vs. time characteristics of a linear ramped FSK signal.

In ramped FSK mode, the delta frequency word (DFW) is required to be programmed as a positive twos complement value. Another requirement is that the lowest frequency (F1) be programmed in the Frequency Tuning Word 1 registers.




Figure 33. Unramped (Traditional) FSK Mode




Figure 35. Ramped FSK Mode (Start at F2)

The purpose of ramped FSK is to provide better bandwidth containment than can be achieved using traditional FSK. In ramped FSK, the instantaneous frequency changes of traditional FSK are replaced with more gradual, user-defined frequency changes. The dwell time at F1 and F2 can be equal to or much greater than the time spent at each intermediate frequency. The user controls the dwell time at F1 and F2, the number of intermediate frequencies, and the time spent at each frequency. Unlike unramped FSK, ramped FSK requires the lowest frequency to be loaded into the F1 registers and the highest frequency to be loaded into the F2 registers.

Several registers must be programmed to instruct the DDS regarding the resolution of intermediate frequency steps (48 bits) and the time spent at each step (20 bits). Furthermore, the CLR ACC1 bit in the control register should be toggled (low-high-low) prior to operation to ensure that the frequency accumulator is starting from an all 0s output condition.

For piecewise, nonlinear frequency transitions, it is necessary to reprogram the registers while the frequency transition is in progress to affect the desired response.

Parallel Register Address 1A hex to Parallel Register Address 1C hex comprise the 20-bit ramp rate clock registers. This is a countdown counter that outputs a single pulse whenever the count reaches 0. The counter is activated any time a logic level change occurs on the FSK input (Pin 29). This counter is run at the system clock rate, 300 MHz maximum. The time period between each output pulse is

$$(N+1) \times System Clock Period$$

where N is the 20-bit ramp rate clock value programmed by the user.

The allowable range of N is from 1 to  $(2^{20} - 1)$ . The output of this counter clocks the 48-bit frequency accumulator shown in

Figure 36. The ramp rate clock determines the amount of time spent at each intermediate frequency between F1 and F2.

The counter stops automatically when the destination frequency is achieved. The dwell time spent at F1 and F2 is determined by the duration that the FSK input (Pin 29) is held high or low after the destination frequency has been reached.

Parallel Register Address 10 hex to Parallel Register Address 15 hex comprise the 48-bit, twos complement delta frequency word registers. This 48-bit word is accumulated (added to the accumulator's output) every time it receives a clock pulse from the ramp rate counter. The output of this accumulator is added to or subtracted from the F1 or F2 frequency word, which is then fed into the input of the 48-bit phase accumulator that forms the numerical phase steps for the sine and cosine wave outputs. In this fashion, the output frequency is ramped up and down in frequency according to the logic state of Pin 29. This ramping rate is a function of the 20-bit ramp rate clock. When the destination frequency is achieved, the ramp rate clock is stopped, halting the frequency accumulation process.

Generally speaking, the delta frequency word is a much smaller value compared with the value of the F1 or F2 tuning word. For example, if F1 and F2 are 1 kHz apart at 13 MHz, the delta frequency word might be only 25 Hz.

Figure 39 shows that premature toggling causes the ramp to immediately reverse itself and proceed at the same rate and resolution until the original frequency is reached.

The control register contains a triangle bit at Parallel Register Address 1F hex. Setting this bit high in Mode 010 causes an automatic ramp-up and ramp-down between F1 and F2 to occur without toggling Pin 29 (shown in Figure 37). In fact, the logic state of Pin 29 has no effect once the triangle bit is set high. This function uses the ramp rate clock time period and the step size of the delta frequency word to form a continuously sweeping linear ramp from F1 to F2 and back to F1 with equal dwell times at every frequency. Use this function to automatically sweep between any two frequencies from dc to Nyquist.

In the ramped FSK mode with the triangle bit set high, an automatic frequency sweep begins at either F1 or F2, according to the logic level on Pin 29 (FSK input pin) when the triangle bit's rising edge occurs, as shown in Figure 38. If the FSK data bit is high instead of low, F2, rather than F1, is chosen as the start frequency.




Figure 36. Block Diagram of Ramped FSK Function




Figure 37. Effect of Triangle Bit in Ramped FSK Mode




Figure 38. Automatic Linear Ramping Using the Triangle Bit

Additional flexibility in the ramped FSK mode is provided by the AD9852's ability to respond to changes in the 48-bit delta frequency word and/or the 20-bit ramp rate counter at any time during the ramping from F1 to F2 or vice versa. To create these nonlinear frequency changes, it is necessary to combine several linear ramps with different slopes in a piecewise fashion. This is done by programming and executing a linear ramp at a rate or slope and then altering the slope (by changing the ramp rate clock or delta frequency word, or both). Changes in slope can be made as often as needed before the destination frequency has been reached to form the desired nonlinear frequency sweep response. These piecewise changes can be precisely timed using the 32-bit internal update clock (see the Internal and External Update Clock section).

Nonlinear ramped FSK has the appearance of the chirp function shown in Figure 41. The major difference between a ramped FSK function and a chirp function is that FSK is limited to operation between F1 and F2, whereas chirp operation has no F2 limit frequency.

Two additional control bits (CLR ACC1 and CLR ACC2) are available in the ramped FSK mode that allow more options. Setting CLR ACC1 (Register Address 1F hex) high clears the 48-bit frequency accumulator (ACC1) output with a retriggerable one-shot pulse of one system clock duration. If the CLR ACC1 bit is left high, a one-shot pulse is delivered on the rising edge of every update clock. The effect is to interrupt the current ramp, reset the frequency to the start point (F1 or F2), and then continue to ramp up (or down) at the previous rate. This occurs

even when a static F1 or F2 destination frequency has been achieved.

Alternatively, the CLR ACC2 control bit (Register Address 1F hex) can be used to clear both the frequency accumulator (ACC1) and the phase accumulator (ACC2). When this bit is set high, the output of the phase accumulator results in 0 Hz output from the DDS. As long as this bit is set high, the frequency and phase accumulators are cleared, resulting in 0 Hz output. To return to previous DDS operation, CLR ACC2 must be set to logic low.

### **CHIRP (MODE 011)**

Chirp mode is also known as pulsed FM. Most chirp systems use a linear FM sweep pattern, but the AD9852 can also support nonlinear patterns. In radar applications, use of chirp or pulsed FM allows operators to significantly reduce the output power needed to achieve the same result a single frequency radar system produces. Figure 41 represents a very low resolution nonlinear chirp that demonstrates the different slopes created by varying the time steps (ramp rate) and frequency steps (delta frequency word).

The AD9852 permits precise, internally generated linear, or externally programmed nonlinear, pulsed or continuous FM over the complete frequency range, duration, frequency resolution, and sweep direction(s). All of these options are user programmable. A block diagram of the FM chirp components is shown in Figure 40.




Figure 39. Effect of Premature Ramped FSK Data




Figure 40. FM Chirp Components




Figure 41. Example of a Nonlinear Chirp

### **Basic FM Chirp Programming Steps**

- Program a start frequency into Frequency Tuning Word 1 (Parallel Register Address 4 hex to Parallel Register Address 9 hex), hereafter called FTW1.
- 2. Program the frequency step resolution into the 48-bit, twos complement delta frequency word (Parallel Register Address 10 hex to Parallel Register Address 15 hex).
- 3. Program the rate of change (time at each frequency) into the 20-bit ramp rate clock (Parallel Register Address 1A hex to Parallel Register Address 1C hex).

When programming is complete, an I/O update pulse at Pin 20 engages the program commands.

The necessity for a twos complement delta frequency word is to define the direction in which the FM chirp moves. If the 48-bit delta frequency word is negative (MSB is high), the incremental frequency changes are in a negative direction from FTW1. If the 48-bit word is positive (MSB is low), the incremental frequency changes are in a positive direction from FTW1.

It is important to note that FTW1 is only a starting point for FM chirp. There is no built-in restraint requiring a return to FTW1. Once the FM chirp begins, it is free to move (under program control) within the Nyquist bandwidth (dc to one-half the system clock). However, instant return to FTW1 can be easily achieved.

Two control bits (CLR ACC1 and CLR ACC2) are available in the FM chirp mode that allow the device to return to the beginning frequency, FTW1, or to 0 Hz. When the CLR ACC1 bit (Register Address 1F hex) is set high, the 48-bit frequency accumulator (ACC1) output is cleared with a retriggerable one-shot pulse of one system clock duration. The 48-bit delta frequency word input to the accumulator is unaffected by the CLR ACC1 bit. If the CLR ACC1 bit is held high, a one-shot pulse is delivered to the frequency accumulator (ACC1) on every rising edge of the I/O update clock. The effect is to interrupt the current chirp, reset the frequency to that programmed into FTW1, and continue the chirp at the previously programmed rate and direction. Figure 42 shows clearing of the frequency accumulator output in chirp mode. Shown in the diagram is the I/O update clock, which is either user