## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

Low cost 3.3 V MxFE ${ }^{\text {rm }}$ for DOCSIS-, EURO-DOCSIS-, DVB-, DAVIC-compliant set-top box and cable modem applications
232 MHz quadrature digital upconverter
12-bit direct IF DAC (TxDAC $+{ }^{\text {m }}$ )
Up to 65 MHz carrier frequency DDS
Programmable sampling clock rates
$16 \times$ upsampling interpolation LPF
Single-tone frequency synthesis
Analog Tx output level adjust
Direct cable amp interface
12-bit, 33 MSPS direct IF ADC
with optional video clamping input
10-bit, 33 MSPS direct IF ADC
Dual 7-bit, 16.5 MSPS sampling I/Q ADC
12-bit $\Sigma-\Delta$ auxiliary DAC

## APPLICATIONS

## Cable modem and satellite systems

Set-top boxes
Power line modem
PC multimedia
Digital communications
Data and video modems
QAM, OFDM, FSK modulation

## GENERAL DESCRIPTION

The AD9879 is a single-supply set-top box and cable modem mixed-signal front end. The device contains a transmit path interpolation filter, complete quadrature digital upconverter, and transmit DAC. The receive path contains a 12 -bit ADC, a 10-bit ADC, and dual 7-bit ADCs. All internally required clocks and an output system clock are generated by the phase-locked loop (PLL) from a single crystal or clock input.

The transmit path interpolation filter provides an upsampling factor of $16 \times$ with an output signal bandwidth as high as 8.3 MHz. Carrier frequencies up to 65 MHz with 26 bits of frequency tuning resolution can be generated by the direct digital synthesizer (DDS). The transmit DAC resolution is 12 bits and can run at sampling rates as high as 232 MSPS. Analog output scaling from 0.0 dB to 7.5 dB in 0.5 dB steps is available to preserve SNR when reduced output levels are required.

## Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

The 12-bit and 10-bit IF ADCs can convert direct IF inputs up to 70 MHz and run at sample rates up to 33 MSPS . A video input with an adjustable signal clamping level, along with the 10-bit ADC, allow the AD9879 to process an NTSC and a QAM channel simultaneously.

The programmable $\Sigma-\Delta$ DAC can be used to control external components, such as variable gain amplifiers (VGAs) or voltage controlled tuners. The CA port provides an interface to the AD8321/AD8323 or AD8322/AD8327 programmable gain amplifier (PGA) cable drivers, enabling host processor control via the MxFE SPORT.

The AD9879 is available in a 100 -lead MQFP. It offers enhanced receive path undersampling performance and lower cost when compared with the pin-compatible AD9873. The AD9879 is specified over the commercial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range.

[^0]
## COMPARABLE PARTS

View a parametric search of comparable parts.
EVALUATION KITS

- AD9879 Evaluation Board


## DOCUMENTATION

Application Notes

- AN-237: Choosing DACs for Direct Digital Synthesis


## Data Sheet

- AD9879: Mixed Signal Front End Set Top Box, Cable Modem Data Sheet


## REFERENCE MATERIALS $\square$

## Informational

- Advantiv ${ }^{\text {TM }}$ Advanced TV Solutions


## Technical Articles

- High Integration Simplifies Signal Processing For CCDs
- MS-2210: Designing Power Supplies for High Speed ADC


## DESIGN RESOURCES

- AD9879 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all AD9879 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## AD9879

## TABLE OF CONTENTS

Specifications ..... 4
Absolute Maximum Ratings ..... 7
Explanation of Test Levels .....  7
Thermal Characteristics ..... 7
ESD Caution .....  7
Pin Configuration and Function Descriptions ..... 8
Terminology ..... 10
Theory of Operation ..... 11
Transmit Path ..... 11
Data Assembler ..... 11
Interpolation Filter ..... 12
Digital Upconverter. ..... 12
DPLL-A Clock Distribution. ..... 12
Clock and Oscillator Circuitry ..... 12
Programmable Clock Output REFCLK ..... 13
Reset and Transmit Power-Down ..... 14
$\Sigma-\Delta$ Outputs ..... 15
Register Map and Bit Definitions ..... 16
Register 0x00—Initialization ..... 17
Register 0x01—Clock Configuration. ..... 17
Register 0x02-Power-Down ..... 17
Registers 0x03-0x04- $\Sigma-\Delta$ and Flag Control ..... 17
Register 0x07—Video Input Configuration ..... 17
Register 0x08-ADC Clock Configuration ..... 18
Register 0x0C—Die Revision ..... 18
Register 0x0D—Tx Frequency Tuning Words LSBs ..... 18
Register 0x0E—DAC Gain Control ..... 18
Register 0x0F-Tx Path Configuration ..... 18
Registers 0x10-0x17-Carrier Frequency Tuning ..... 19
Serial Interface for Register Control ..... 20
General Operation of the Serial Interface ..... 20
Instruction Byte ..... 20
Serial Interface Port Pin Description ..... 20
MSB/LSB Transfers ..... 20
Notes on Serial Port Operation ..... 21
Transmit Path (Tx) ..... 22
Transmit Timing. ..... 22
Data Assembler. ..... 22
Half-Band Filters (HBFs) ..... 22
Cascaded Integrator-Comb (CIC) Filter ..... 22
Combined Filter Response ..... 22
Tx Signal Level Considerations ..... 24
Tx Throughput and Latency ..... 24
Digital-to-Analog Converter ..... 25
Programming the AD8321/AD8323 or AD8322/AD8327 Cable Driver Amplifier Gain Control ..... 26
Receive Path (Rx) ..... 27
IF10 and IF12 ADC Operation ..... 27
Input Signal Range and Digital Output Codes. ..... 27
Driving the Inputs ..... 27
PCB Design Considerations. ..... 28
Component Placement ..... 28
Power Planes and Decoupling ..... 28
Ground Planes ..... 29
Signal Routing ..... 29
Outline Dimensions ..... 30
Ordering Guide ..... 30

## REVISION HISTORY

6/05-Rev. 0 to Rev. A
Updated Format.............................................................. Universal
Changed OSCOUT to REFCLK..................................... Universal
Changed REF CLK to REFCLK..................................... Universal
Changes to Specifications Section................................................ 4
Changes to Figure 13 .................................................................. 21
Changes to Equation 18.............................................................. 24
Changes to Equation 21.............................................................. 24
Changes to Outline Dimensions ................................................ 30
Changes to Ordering Guide....................................................... 30

8/02-Revision 0: Initial Version

## AD9879

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{AS}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DS}}=3.3 \mathrm{~V} \pm 10 \%, \mathrm{f}_{\text {OSCIN }}=27 \mathrm{MHz}, \mathrm{f}_{\mathrm{SYSCLK}}=216 \mathrm{MHz}, \mathrm{f}_{\mathrm{MCLK}}=54 \mathrm{MHz}(\mathrm{M}=8)$, ADC clock from OSCIN, $R_{\text {set }}=4.02 \mathrm{k} \Omega, 75 \Omega \mathrm{DAC}$ load, unless otherwise noted.

Table 1.

| Parameter | Temp | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSCIN AND XTAL CHARACTERISTICS <br> Frequency Range <br> Duty Cycle <br> Input Impedance <br> MCLK Cycle to Cycle Jitter | Full <br> Full <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ | $\begin{array}{\|l\|l\|} \hline \text { II } \\ \text { III } \\ \text { III } \\ \hline \end{array}$ | $\begin{aligned} & 3 \\ & 35 \end{aligned}$ | $\begin{aligned} & 50 \\ & 100\|\mid 3 \\ & 6 \end{aligned}$ | $\begin{aligned} & 29 \\ & 65 \end{aligned}$ | MHz <br> \% <br> $\mathrm{M} \Omega \\| \mathrm{pF}$ <br> ps rms |
| Tx DAC CHARACTERISTICS <br> Resolution <br> Maximum Sample Rate <br> Full-Scale Output Current <br> Gain Error (Using Internal Reference) <br> Offset Error <br> Reference Voltage (REFIO Level) <br> Differential Nonlinearity (DNL) <br> Integral Nonlinearity (INL) <br> Output Capacitance <br> Phase Noise @ 1 kHz Offset, 42 MHz <br> Crystal and OSCIN Multiplier Enabled at 16× <br> Output Voltage Compliance Range <br> Wideband SFDR <br> 5 MHz Analog Out, lout $=10 \mathrm{~mA}$ <br> 65 MHz Analog Out, lout $=10 \mathrm{~mA}$ <br> Narrow-band SFDR ( $\pm 1 \mathrm{MHz}$ Window) 5 MHz Analog Out, lout $=10 \mathrm{~mA}$ | N/A <br> Full <br> Full <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> Full <br> Full <br> Full <br> Full | N/A <br> II <br> II <br> I <br> I <br> I <br> III <br> III <br> III <br> III <br> II <br> III <br> III <br> III | 232 <br> 4 <br> $-2.0$ <br> 1.18 <br> $-0.5$ <br> 60.8 <br> 44.0 <br> 65.4 | $\begin{aligned} & 12 \\ & \\ & 10 \\ & -1.0 \\ & \pm 1.0 \\ & 1.23 \\ & \pm 2.5 \\ & \pm 8 \\ & 5 \\ & \\ & -110 \\ & \\ & 66.9 \\ & 46.2 \\ & 72.3 \end{aligned}$ | 20 <br> $+2.0$ <br> 1.28 $+1.5$ | Bits <br> MHz <br> mA <br> \% FS <br> \% FS <br> V <br> LSB <br> LSB <br> pF <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> V <br> dBC <br> dBC <br> dBc |
| Tx MODULATOR CHARACTERISTICS <br> I/Q Offset <br> Pass-Band Amplitude Ripple ( $\mathrm{f}<\mathrm{f}_{\mathrm{IOCLK} /} / 8$ ) <br> Pass-Band Amplitude Ripple ( $\mathrm{f}<\mathrm{f}_{\mathrm{IOCLK}} / 4$ ) <br> Stop-Band Response (f $>$ fĭськ $\times 3 / 4$ ) | Full <br> Full <br> Full <br> Full | $\begin{aligned} & \text { II } \\ & \text { II } \\ & \text { II } \\ & \text { II } \end{aligned}$ | 50 | 55 | $\begin{aligned} & \pm 0.1 \\ & \pm 0.5 \\ & -63 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Tx GAIN CONTROL <br> Gain Step Size <br> Gain Step Error Settling Time to 1\% (Full-Scale Step) | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { III } \\ \text { III } \\ \text { III } \\ \hline \end{array}$ |  | $\begin{aligned} & 0.5 \\ & <0.05 \\ & 1.8 \end{aligned}$ |  | dB <br> dB <br> $\mu \mathrm{s}$ |
| IQ ADC CHARACTERISTICS <br> Resolution ${ }^{1}$ <br> Maximum Conversion Rate <br> Pipeline Delay <br> Offset Matching Between I and Q ADCs <br> Gain Matching Between I and Q ADCs <br> Analog Input <br> Input Voltage Range ${ }^{1}$ <br> Input Capacitance <br> Differential Input Resistance <br> AC Performance ( $\mathrm{A}_{\mathrm{IN}}=0.5 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ ) <br> Effective Number of Bits (ENOB) <br> Signal-to-Noise Ratio (SNR) <br> Total Harmonic Distortion (THD) <br> Spurious-Free Dynamic Range (SFDR) | N/A <br> Full <br> N/A <br> Full <br> Full <br> Full <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ <br> $25^{\circ} \mathrm{C}$ | N/A <br> II <br> N/A <br> III <br> III <br> III <br> III <br> III <br> I | 14.5 <br> 5.00 <br> 34.7 <br> 41.3 | $\begin{aligned} & 6 \\ & \\ & 3.5 \\ & \pm 4.0 \\ & \pm 2.0 \\ & 1 \\ & 1 \\ & 2.0 \\ & 4 \\ & \\ & 5.8 \\ & 36.5 \\ & -50 \\ & 51 \end{aligned}$ | -36.2 | Bits <br> MHz <br> ADC cycles <br> LSBs <br> LSBs <br> Vppd <br> pF <br> $\mathrm{k} \Omega$ <br> Bits <br> dB <br> dB <br> dB |


| Parameter | Temp | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10-BIT ADC CHARACTERISTICS |  |  |  |  |  |  |
| Resolution | N/A | N/A |  | 10 |  | Bits |
| Maximum Conversion Rate | Full | II | 29 |  |  | MHz |
| Pipeline Delay | N/A | N/A |  | 4.5 |  | ADC cycles |
| Analog Input |  |  |  |  |  |  |
| Input Voltage Range | Full | III |  | 2.0 |  | Vppd |
| Input Capacitance | $25^{\circ} \mathrm{C}$ | III |  | 2 |  | pF |
| Differential Input Resistance | $25^{\circ} \mathrm{C}$ | II |  | 4 |  | $k \Omega$ |
| Reference Voltage Error <br> (REFT10-REFB10) - 1 V | Full | I |  | $\pm 4$ | $\pm 200$ | mV |
| AC Performance ( $\mathrm{A}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=5 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| ADC Sample Clock Source = OSCIN |  |  |  |  |  |  |
| Signal-to-Noise and Distortion (SINAD) | Full | II | 58.3 | 59.9 |  | dB |
| Effective Number of Bits (ENOB) | Full | II | 9.4 | 9.65 |  | Bits |
| Signal-to-Noise Ratio (SNR) | Full | II | 58.6 | 60 |  | dB |
| Total Harmonic Distortion (THD) | Full | II |  | -73 | -62 | dB |
| Spurious-Free Dynamic Range (SFDR) | Full | II | 65.7 | 76 |  | dB |
| AC Performance ( $\mathrm{A}_{\text {IN }}=-0.5 \mathrm{dBFS}, \mathrm{f}_{\mathrm{IN}}=50 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| ADC Sample Clock Source = OSCIN |  |  |  |  |  |  |
| Signal-to-Noise and Distortion (SINAD) | Full | II | 57.7 | 59.0 |  | dB |
| Effective Number of Bits (ENOB) | Full | II | 9.29 | 9.51 |  | Bits |
| Signal-to-Noise Ratio (SNR) | Full | II | 57.8 | 59.1 |  | dB |
| Total Harmonic Distortion (THD) | Full | II | -61.4 | -75 |  | dB |
| Spurious-Free Dynamic Range (SFDR) | Full | II | 64 | 78 |  | dB |
| 12-BIT ADC CHARACTERISTICS |  |  |  |  |  |  |
| Resolution | N/A | N/A |  | 12 |  | Bits |
| Maximum Conversion Rate | Full | II | 29 |  |  | MHz |
| Pipeline Delay | N/A | N/A |  | 5.5 |  | ADC cycles |
| Analog Input |  |  |  |  |  |  |
| Input Voltage Range | Full | III |  | 2 |  | Vppd |
| Input Capacitance | $25^{\circ} \mathrm{C}$ | III |  | 2 |  | pF |
| Differential Input Resistance | $25^{\circ} \mathrm{C}$ | III |  | 4 |  | $k \Omega$ |
| Reference Voltage Error <br> (REFT12-REFB12) -1 V | Full | I |  | $\pm 16$ | $\pm 200$ | mV |
| AC Performance ( $\mathrm{A}_{\text {IN }}=-0.5 \mathrm{dBFS}, \mathrm{fiN}_{\text {IN }}=5 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| ADC Sample Clock Source $=$ OSCIN |  |  |  |  |  |  |
| Signal-to-Noise and Distortion (SINAD) | Full | II | 60.0 | 65.2 |  | dB |
| Effective Number of Bits (ENOB) | Full | II | 9.67 | 10.53 |  | Bits |
| Signal-to-Noise Ratio (SNR) | Full | II | 60.3 | 65.6 |  | dB |
| Total Harmonic Distortion (THD) | Full | II |  | -76.6 | -58.7 | dB |
| Spurious-Free Dynamic Range (SFDR) | Full | II | 64.7 | 79 |  | dB |
| AC Performance ( $\mathrm{Alin}=-0.5 \mathrm{dBFS}, \mathrm{f}_{\text {IN }}=50 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| ADC Sample Clock Source = OSCIN |  |  |  |  |  |  |
| Signal-to-Noise and Distortion (SINAD) | Full | II | 59.5 | 62.7 |  | dB |
| Effective Number of Bits (ENOB) | Full | II | 9.59 | 10.1 |  | Bits |
| Signal-to-Noise Ratio (SNR) | Full | II | 59.7 | 63.0 |  | dB |
| Total Harmonic Distortion (THD) | Full | II |  | -75.5 | -60.5 | dB |
| Spurious-Free Dynamic Range (SFDR) | Full | II | 63.8 | 79 |  | dB |
| VIDEO CLAMP PERFORMANCE ( $\mathrm{A}_{\text {IN }}=-0.5 \mathrm{dBFS}, \mathrm{f}=5 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| ADC Sample Clock = OSCIN |  |  |  |  |  |  |
| Signal-to-Noise and Distortion (SINAD) | Full | II | 43.9 | 50.6 |  | dB |
| Effective Number of Bits (ENOB) | Full | II | 7.0 | 8.1 |  | Bits |

## AD9879

| Parameter | Temp | Test Level | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-Noise Ratio (SNR) | Full | II | 46.2 | 57.2 |  | Bits |
| Total Harmonic Distortion (THD) | Full | II |  | -50.1 | -44.5 | dB |
| Spurious-Free Dynamic Range (SFDR) | Full | II | 44.9 | 53.4 |  | dB |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Isolation Between Tx and IQ ADCs | $25^{\circ} \mathrm{C}$ | III |  | $>60$ |  | dB |
| Isolation Between Tx and 10-Bit ADC | $25^{\circ} \mathrm{C}$ | III |  | $>80$ |  | dB |
| Isolation Between Tx and 12-Bit ADC | $25^{\circ} \mathrm{C}$ | III |  | >80 |  | dB |
| ADC-to-ADC ( $\mathrm{AIN}^{\text {a }}=-0.5 \mathrm{dBFS}, \mathrm{f}=5 \mathrm{MHz}$ ) |  |  |  |  |  |  |
| Isolation Between IF10 and IF12 ADCs | $25^{\circ} \mathrm{C}$ | III |  | >85 |  | dB |
| Isolation Between Q and I Inputs | $25^{\circ} \mathrm{C}$ | III |  | $>50$ |  | dB |
| TIMING CHARACTERISTICS (10 pF Load) |  |  |  |  |  |  |
| Minimum RESET Pulse Width Low (trl) | N/A | N/A | 5 |  |  | $\mathrm{t}_{\text {mclk }}$ cycles |
| Digital Output Rise/Fall Time | Full | II | 2.8 |  | 4 |  |
| Tx/Rx Interface |  |  |  |  |  |  |
| MCLK Frequency ( $\mathrm{f}_{\text {MCLK }}$ ) | Full | II |  |  | 66 | MHz |
| TxSYNC/TxIQ Setup Time (tsu) | Full | II | 3 |  |  | ns |
| TxSYNC/TxIQ Hold Time (tнд) | Full | II | 3 |  |  | ns |
| MCLK Rising Edge to |  |  |  |  |  |  |
| RxSYNC/RxIQ/IF Valid Delay (tmd) | Full | II | 0 |  | 1.0 | ns |
| REFCLK Rising or Falling Edge to |  |  |  |  |  |  |
| RxSYNC/RxIQ/IF Valid Delay (tod) | Full | 11 | Tosc/4-2.0 |  | Tosc/4 +3.0 | ns |
| REFCLK Edge to MCLK Falling Edge ( $\mathrm{tEE}^{\text {) }}$ | Full | 11 | -1.0 |  | +1.0 | ns |
| Serial Control Bus |  |  |  |  |  |  |
| Maximum SCLK Frequency ( $\mathrm{fscLk}^{\text {) }}$ | Full | II |  |  | 15 | MHz |
| Minimum Clock Pulse Width High (tpwh) | Full | II | 30 |  |  | ns |
| Minimum Clock Pulse Width Low (tpwL) | Full | II | 30 |  |  | ns |
| Maximum Clock Rise/Fall Time | Full | II |  |  | 1 | ms |
| Minimum Data/Chip-Select Setup Time (tos) | Full | II | 25 |  |  | ns |
| Minimum Data Hold Time ( $\mathrm{t}_{\text {PH }}$ ) | Full | II | 0 |  |  | ns |
| Maximum Data Valid Time (tov) | Full | II |  |  | 30 | ns |
| CMOS LOGIC INPUTS |  |  |  |  |  |  |
| Logic 1 Voltage | $25^{\circ} \mathrm{C}$ | II | $V_{\text {DRVDD }}-0.7$ |  |  | V |
| Logic 0 Voltage | $25^{\circ} \mathrm{C}$ | II |  |  | 0.4 | V |
| Logic 1 Current | $25^{\circ} \mathrm{C}$ | II |  |  | 12 | $\mu \mathrm{A}$ |
| Logic 0 Current | $25^{\circ} \mathrm{C}$ | II |  |  | 12 | $\mu \mathrm{A}$ |
| Input Capacitance | $25^{\circ} \mathrm{C}$ | II |  | 3 |  | pF |
| CMOS LOGIC OUTPUTS (1 mA Load) |  |  |  |  |  |  |
| Logic 1 Voltage | $25^{\circ} \mathrm{C}$ | II | VDRVDD - 0.6 |  |  | V |
| Logic 0 Voltage | $25^{\circ} \mathrm{C}$ | II |  |  | 0.4 | V |
| POWER SUPPLY |  |  |  |  |  |  |
| Supply Current, Is (Full Operation) | $25^{\circ} \mathrm{C}$ | II |  | 163 | 184 | mA |
| Analog Supply Current, IAs | $25^{\circ} \mathrm{C}$ | III |  | 95 |  | mA |
| Digital Supply Current, los | $25^{\circ} \mathrm{C}$ | III |  | 68 |  | mA |
| Supply Current, Is |  |  |  |  |  |  |
| Standby (PWRDN Pin Active) | $25^{\circ} \mathrm{C}$ | II |  | 119 | 126 | mA |
| Full Power-Down (Register 0x02 = 0xF9) | $25^{\circ} \mathrm{C}$ | III |  | 16 |  | mA |
| Power-Down Tx Path (Register 0x02 = 0x60) | $25^{\circ} \mathrm{C}$ | III |  | 113 |  | mA |
| Power-Down Rx Path (Register 0x02 = 0x19) | $25^{\circ} \mathrm{C}$ | III |  | 110 |  | mA |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Power Supply (V $\mathrm{V}_{\text {AVDD }} \mathrm{V}_{\text {DVDD }}, \mathrm{V}_{\text {DRVDD }}$ ) | 3.9 V |
| Digital Output Current | 5 mA |
| Digital Inputs | -0.3 V to $\mathrm{V}_{\text {DRVDD }}+0.3 \mathrm{~V}$ |
| Analog Inputs | -0.3 V to $\mathrm{V}_{\text {AVDD }}+0.3 \mathrm{~V}$ |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## EXPLANATION OF TEST LEVELS

I Devices are $100 \%$ production tested at $+25^{\circ} \mathrm{C}$ and guaranteed by design and characterization testing for commercial operating temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ).

II Parameter is guaranteed by design and/or characterization testing.

III Parameter is a typical value only.
N/A Test level definition is not applicable.

## THERMAL CHARACTERISTICS

Thermal Resistance
100-Lead MQFP
$\theta_{\text {IA }}=40.5^{\circ} \mathrm{C} / \mathrm{W}$

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD9879

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 3. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| $1,35,75$ to 77, 80 | DNC | Do Not Connect. Pins are not bonded to die. |
| $2,21,70$ | DRGND | Pin Driver Digital Ground. |
| $3,22,72$ | DRVDD | Pin Driver Digital 3.3 V Supply. |
| 4 to 15 | IF[11:0] | 12-Bit ADC Digital Output. |
| 16 to 19 | RXIQ[3:0] | Muxed I and Q ADCs Output. |
| 20 | RXSYNC | Sync Output, IF, I and Q ADCs. |
| 23 | MCLK | Master Clock Output. |
| $24,33,38$ | DVDD | Digital 3.3 V Supply. |
| $25,34,39,40$ | DGND | Digital Ground. |
| 26 | TXSYNC | Sync Input for Transmit Port. |
| 27 to 32 | TXIQ[5:0] | Digital Input for Transmit Port. |
| 36 | PROFILE | Profile Selection Inputs. |
| 37 | RESET | Chip Reset Input (Active Low). |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 41 | SCLK | SPORT Clock. |
| 42 | $\overline{C S}$ | SPORT Chip Select. |
| 43 | SDIO | SPORT Data I/O. |
| 44 | SDO | SPORT Data Output. |
| 45 | DGNDTX | Tx Path Digital Ground. |
| 46 | DVDDTX | Tx Path Digital 3.3 V Supply. |
| 47 | PWRDN | Power-Down Transmit Path. |
| 48 | REFIO | TxDAC Decoupling (to AGND). |
| 49 | FSADJ | DAC Output Adjust (External Resistor). |
| 50 | AGNDTX | Tx Path Analog Ground. |
| 51, 52 | TX-, TX+ | Tx Path Complementary Outputs. |
| 53 | AVDDTX | Tx Path Analog 3.3V Supply. |
| 54 | DGNDPLL | PLL Digital Ground. |
| 55 | DVDDPLL | PLL Digital 3.3 V Supply. |
| 56 | AVDDPLL | PLL Analog 3.3 V Supply. |
| 57 | PLLFILT | PLL Loop Filter Connection. |
| 58 | AGNDPLL | PLL Analog Ground. |
| 59 | DGNDOSC | Oscillator Digital Ground. |
| 60 | XTAL | Crystal Oscillator Inverted Output. |
| 61 | OSCIN | Oscillator Clock Input. |
| 62 | DVDDOSC | Oscillator Digital 3.3 V Supply. |
| 63 | CA_CLK | Serial Clock to Cable Driver. |
| 64 | CA_DATA | Serial Data to Cable Driver. |
| 65 | $\overline{\text { CA_EN }}$ | Serial Enable to Cable Drive. |
| 66 | DVDD $\Sigma$ - $\Delta$ | $\Sigma$ - $\Delta$ Digital 3.3 V Supply. |
| 67 | FLAG1 | Digital Output Flag 1. |
| 68 | E- _ OUT $^{\text {O }}$ | $\Sigma-\triangle$ DAC Output. |
| 69 | DGND $\Sigma$ - $\Delta$ | $\Sigma-\triangle$ Digital Ground. |
| 71 | REFCLK | Programmable Reference Clock Output. |
| 73 | AVDDIQ | 7-Bit ADCs Analog 3.3 V Supply. |
| 74 | AGNDIQ | 7-Bit ADCs Analog Ground. |
| 78,79 | I-, I+ | Differential Input to I ADC. |
| 81, 82 | Q-, Q+ | Differential Input to Q ADC. |
| 83, 88, 91, 96, 99 | AGND | 12-Bit ADC Analog Ground. |
| 84, 87, 92, 95 | AVDD | 12-Bit ADC Analog 3.3 V Supply. |
| 85 | REFB10 | 10-Bit ADC Decoupling Node. |
| 86 | REFT10 | 10-Bit ADC Decoupling Node. |
| 89,90 | IF10-, IF10+ | Differential Input to 10-Bit ADC. |
| 93 | REFB12 | 12-Bit ADC Decoupling Node. |
| 94 | REFT12 | 12-Bit ADC Decoupling Node. |
| 97,98 | IF12-, IF12+ | Differential Input to IF ADC. |
| 100 | VIDEO IN | Video Clamp Input, 12-Bit ADC. |

## AD9879

## TERMINOLOGY

## Aperture Delay

The aperture delay is a measure of the sample-and-hold amplifier (SHA) performance. It specifies the time delay between the rising edge of the sampling clock input and when the input signal is held for conversion.

## Aperture Uncertainty (Jitter)

Aperture jitter is the variation in aperture delay for successive samples. It is manifested as noise on the input to the ADC.

## Channel-to-Channel Isolation (Crosstalk)

In an ideal multichannel system, the signal in one channel does not influence the signal level of another channel. The channel-to-channel isolation specification is a measure of the change that occurs to a grounded channel as a full-scale signal is applied to another channel.

## Differential Nonlinearity Error (DNL, No Missing Codes)

An ideal converter exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to 10 -bit resolution indicates that all 1,024 codes, respectively, must be present over all operating ranges.

## Effective Number of Bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the formula

$$
N=(S I N A D-1.76 \mathrm{~dB} / 6.02)
$$

it is possible to determine a measure of performance expressed as $N$, the effective number of bits. Thus, the effective number of bits for a device's sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

## Gain Error

The first code transition should occur at an analog value 1/2 LSB above full scale. The last transition should occur for an analog value $11 / 2$ LSB below the nominal full scale. Gain error is the deviation of the actual difference between the first and last code transitions and the ideal difference between the first and last code transitions.

## Input Referred Noise

The rms output noise is measured using histogram techniques. The standard deviation of the ADC output code is calculated in LSB and converted to an equivalent voltage. This results in a noise figure that can be directly referred to the input of the MxFE.

## Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through the positive full scale. The point used as the negative full scale occurs $1 / 2$ LSB before the first code transition. Positive full scale is defined as a level $11 / 2$ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

## Offset Error

First transition should occur for an analog value 1/2 LSB above-FS. Offset error is defined as the deviation of the actual transition from that point.

## Output Compliance Range

The range of allowable voltage at the output of a current-output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or break down, resulting in nonlinear performance.

## Phase Noise

Single-sideband phase noise power is specified relative to the
 carrier. Phase noise can be measured directly in single-tone transmit mode with a spectrum analyzer that supports noise marker measurements. It detects the relative power between the carrier and the offset ( 1 kHz ) sideband noise and takes the resolution bandwidth (RBW) into account by subtracting $10 \log ($ RBW ). It also adds a correction factor that compensates for the implementation of the resolution bandwidth, log display, and detector characteristic.

Pipeline Delay (Latency)
Pipeline delay is the number of clock cycles between conversion initiation and the availability of the associated output data.

## Power Supply Rejection

Power supply rejection specifies the converter's maximum fullscale change when the supplies are varied from nominal to minimum and maximum specified voltages.

Signal-to-Noise and Distortion (SINAD) Ratio
SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

## Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

## Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in dB , between the rms amplitude of the DAC output signal (or the ADC input signal) and the peak spurious signal over the specified bandwidth (Nyquist bandwidth, unless otherwise noted).

Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal, and is expressed as a percentage or in decibels.

## THEORY OF OPERATION

To gain a general understanding of the AD9879, refer to the block diagram of the device architecture in Figure 3. The device consists of a transmit path, receive path, and auxiliary functions, such as a DPLL, a $\Sigma-\Delta \mathrm{DAC}$, a serial control port, and a cable amplifier interface.

## TRANSMIT PATH

The transmit path contains an interpolation filter, a complete quadrature digital upconverter, an inverse sinc filter, and a 12-bit current output DAC. The maximum output current of the DAC is set by an external resistor. The Tx output PGA provides additional transmit signal level control.

The transmit path interpolation filter provides an upsampling factor of 16 with an output signal bandwidth as high as 5.8 MHz . Carrier frequencies up to 65 MHz with 26 bits of frequency tuning resolution can be generated by the direct digital synthesizer (DDS).

The transmit DAC resolution is 12 bits and can run at sampling rates as high as 232 MSPS. Analog output scaling from 0.0 dB to 7.5 dB in 0.5 dB steps is available to preserve SNR when reduced output levels are required.

## DATA ASSEMBLER

The AD9879 data path operates on two 12-bit words, the I and Q components, which compose a complex symbol. The data assembler builds the 24-bit complex symbols from four consecutive 6-bit nibbles read over the TxIQ[5:0] bus. The nibbles are strobed synchronous to the master clock, MCLK, into the data assembler. A high level on TxSYNC signals the start of a transmit symbol. The first two nibbles of the symbol form the I component, and the second two nibbles form the Q component. Symbol components are assumed to be in twos complement format. The timing of the interface is fully described in the Transmit Timing section of this data sheet.


Figure 3. Block Diagram

## INTERPOLATION FILTER

Once through the data assembler, the IQ data streams are fed through a $4 \times$ FIR low-pass filter and a $4 \times$ cascaded integratorcomb (CIC) low-pass filter. The combination of these two filters results in the sample rate increasing by a factor of 16 . In addition to the sample rate increase, the half-band filters provide the low-pass filtering characteristic necessary to suppress the spectral images between the original sampling frequency and the new ( $16 \times$ higher) sampling frequency.

## DIGITAL UPCONVERTER

The digital quadrature modulator stage following the CIC filters is used to frequency shift (upconvert) the baseband spectrum of the incoming data stream up to the desired carrier frequency. The carrier frequency is controlled numerically by a direct digital synthesizer (DDS). The DDS uses the internal system clock ( $\mathrm{f}_{\text {sYsclk }}$ ) to generate the desired carrier frequency with a high degree of precision. The carrier is applied to the I and Q multipliers in quadrature fashion ( $90^{\circ}$ phase offset) and summed to yield a data stream that is the modulated carrier. The modulated carrier becomes the 12 -bit sample sent to the DAC.

The receive path contains a 12 -bit ADC, a 10 -bit ADC, and a dual 7-bit ADC. All internally required clocks and an output system clock are generated by the PLL from a single crystal or clock input.

The 12 -bit and 10 -bit IF ADCs can convert direct IF inputs up to 70 MHz and run at sample rates up to 33 MSPS . A video input with an adjustable signal clamping level along with the 10-bit ADC allow the AD9879 to process an NTSC and a QAM channel simultaneously.

The programmable $\Sigma-\Delta$ DAC can be used to control external components, such as variable gain amplifiers (VGAs) or voltage controlled tuners. The CA_PORT provides an interface to the AD8321/AD8323 or AD8322/AD8327 programmable gain amplifier (PGA) cable drivers, enabling host processor control via the MxFE SPORT.

## OSCIN Clock Multiplier

The AD9879 can accept either an input clock into the OSCIN pin or a fundamental mode XTAL across the OSCIN pin and XTAL pins as the device's main clock source. The internal PLL then generates the fsyscli signal from which all other internal signals are derived.

The DAC uses fsyscik as its sampling clock. For DDS applications, the carrier is typically limited to about $30 \%$ of $\mathrm{f}_{\text {sysclk. }}$. For a 65 MHz carrier, the system clock required is above 216 MHz .

The OSCIN multiplier function maintains clock integrity, as evidenced by the excellent phase noise characteristics and low clock-related spur in the output spectrum of the AD9879's systems.

External loop filter components consisting of a series resistor ( $1.3 \mathrm{k} \Omega$ ) and capacitor ( $0.01 \mu \mathrm{~F}$ ) provide the compensation zero for the OSCIN multiplier PLL loop. The overall loop performance has been optimized for these component values.

## DPLL-A CLOCK DISTRIBUTION

Figure 3 shows the clock signals used in the transmit path. The DAC sampling clock, $f_{D A C}$, is generated by DPLL-A. $F_{D A C}$ has a frequency equal to $L \times$ foscin, where foscin is the internal signal generated by either the crystal oscillator when a crystal is connected between the OSCIN and XTAL pins or the clock that is fed into the OSCIN pin, and L is the multiplier programmed through the serial port. L can have the values of $1,2,3$, or 8 .

The transmit path expects a new half word of data at the rate of $\mathrm{f}_{\text {CLK-A }}$. When the Tx multiplexer is enabled, the frequency of Tx Port is

$$
\begin{equation*}
f_{C L K-A}=2 \times f_{D A} / K=2 \times L \times f_{O S C I N} / K \tag{1}
\end{equation*}
$$

where $K$ is the interpolation factor.
The interpolation factor can be programmed to be 1,2 , or 4 . When the Tx multiplexer is disabled, the frequency of the Tx Port is

$$
\begin{equation*}
f_{C L K-A}=f_{D A C} / K=L \times f_{O S C I N} / K \tag{2}
\end{equation*}
$$

## Receive Section

The AD9879 includes two high speed, high performance ADCs. The 10-bit and 12 -bit direct IF ADCs deliver excellent undersampling performance with input frequencies as high as 70 MHz . The sampling rate can be as high as 33 MSPS.

The ADC sampling frequency can be derived directly from the OSCIN signal or from the on-chip OSCIN multiplier. For highest dynamic performance, it is advisable to choose an OSCIN frequency that can be directly used as the ADC sampling clock. Digital IQ ADC outputs are multiplexed to one 4 -bit bus, clocked by a frequency ( $f_{\text {MCLK }}$ ) of four times the sampling rate. The IF ADCs use a multiplexed 12-bit interface with an output word rate of $f_{\text {MCLK. }}$.

## CLOCK AND OSCILLATOR CIRCUITRY

The internal oscillator of the AD9879 generates all sampling clocks from a simple, low cost, parallel resonance, fundamental frequency quartz crystal. Figure 4 shows how the quartz crystal is connected between OSCIN (Pin 61) and XTAL (Pin 60) with parallel resonant load capacitors as specified by the crystal manufacturer. The internal oscillator circuitry can also be overdriven by a TTL-level clock applied to OSCIN with XTAL left unconnected.

$$
\begin{equation*}
f_{\text {OSCIN }}=f_{\text {MCLK }} \times M \tag{3}
\end{equation*}
$$

An internal PLL generates the DAC sampling frequency, $\mathrm{f}_{\text {sYscle }}$, by multiplying OSCIN frequency $M$ times. The MCLK signal (Pin 23), $f_{\text {MCLK, }}$, is derived by dividing $f_{\text {SYSCLK }}$ by 4 .

$$
\begin{align*}
& f_{\text {SYSCLK }}=f_{\text {OSCIN }} \times M  \tag{4}\\
& f_{\text {MCLK }}=f_{\text {OSCIN }} \times M / 4 \tag{5}
\end{align*}
$$

An external PLL loop filter (Pin 57) consisting of a series resistor and ceramic capacitor (Figure 18, R1 $=1.3 \mathrm{k} \Omega$, $\mathrm{C} 12=0.01 \mu \mathrm{~F}$ ) is required for stability of the PLL. Also, a shield surrounding these components is recommended to minimize external noise coupling into the PLL's voltage controlled oscillator input (guard trace connected to AVDDPLL).

Figure 3 shows that ADCs are either sampled directly by a low jitter clock at OSCIN or by a clock that is derived from the PLL output. Operating modes can be selected in Register 0x08. Sampling the ADCs directly with the OSCIN clock requires MCLK to be programmed to be twice the OSCIN frequency.

## PROGRAMMABLE CLOCK OUTPUT REFCLK

The AD9879 provides an auxiliary output clock on Pin 71, REFCLK. The value of the MCLK divider bit field, $R$, determines its output frequency as shown:

$$
\begin{align*}
& f_{\text {REFCLK }}=f_{\text {MCLK }} / R, \text { for } R=2-3  \tag{6}\\
& f_{\text {REFCLK }}=f_{\text {OSCIN }} / R, \text { for } R=0 \tag{7}
\end{align*}
$$

In its default setting ( $0 \times 00$ in Register 0x01), the REFCLK pin provides a buffered output of foscin.


Figure 4. Basic Connection Diagram

## RESET AND TRANSMIT POWER-DOWN

## Power-Up Sequence

On initial power-up, the $\overline{\text { RESET }}$ pin should be held low until the power supply is stable.

Once $\overline{\text { RESET }}$ is deasserted, the AD9879 can be programmed over the serial port. The on-chip PLL requires a maximum of 1 millisecond after the rising edge of $\overline{\text { RESET }}$ or a change of the multiplier factor (M) to completely settle. It is recommended that the $\overline{\text { PWRDN }}$ pin be held low during the reset and PLL settling time. Changes to ADC Clock Select (Register 0x08) or SYS Clock Divider N (Register 0x01) should be programmed before the rising edge of PWRDN.

Once the PLL is frequency locked and after the $\overline{\text { PWRDN }}$ pin is brought high, transmit data can be sent reliably.

If the $\overline{\text { PWRDN }}$ pin cannot be held low throughout the reset and PLL settling time period, the power-down digital Tx bit or the $\overline{\text { PWRDN }}$ pin should be pulsed after the PLL has settled. This will ensure correct transmit filter initialization.

## $\overline{\text { RESET }}$

To initiate a hardware reset, the $\overline{\text { RESET }}$ pin should be held low for at least 100 nanoseconds. All internally generated clocks stop during reset. The rising edge of RESET resets the PLL clock multiplier and reinitializes the programmable registers to their default values. The same sequence as described in the Power-Up Sequence section should be followed after a reset or change in $M$.

A software reset (writing a 1 into Bit 5 of Register 0x00) is functionally equivalent to the hardware reset but does not force Register 0x00 to its default value.


Figure 5. Power-Up Sequence for Tx Data Path

## Transmit Power-Down

A low level on the $\overline{\text { PWRDN }}$ pin stops all clocks linked to the digital transmit data path and resets the CIC filter. Deasserting $\overline{\text { PWRDN }}$ reactivates all clocks. The CIC filter is held in a reset state for 80 MCLK cycles after the rising edge of $\overline{\text { PWRDN }}$ to allow for flushing of the half-band filters with new input data.

Transmit data bursts should be padded with at least 20 symbols of null data directly before the PWRDN pin is deasserted. Immediately after the $\overline{\text { PWRDN }}$ pin is deasserted, the transmit burst should start with a minimum of 20 null data symbols. This avoids unintended DAC output samples caused by the transmit path latency and filter settling time.

Software Power-Down Digital Tx (Bit 5 in Register 02x00) is functionally equivalent to the hardware $\overline{\text { PWRDN }}$ pin and takes effect immediately after the last register bit has been written over the serial port.


Figure 6. Timing Sequence to Flush Tx Data Path

## г- $\triangle$ OUTPUTS

The AD9879 contains an on-chip $\Sigma$ - $\Delta$ output that provides a digital logic bit stream with an average duty cycle that varies between $0 \%$ and (4095/4096)\%, depending on the programmed code, as shown in Figure 7.

This bit stream can be low-pass filtered to generate a programmable dc voltage of

$$
\begin{equation*}
V_{D C}=(\Sigma-\Delta \operatorname{Code} / 4096)\left(V_{\mathrm{H}}\right)+V_{L} \tag{8}
\end{equation*}
$$

where:
$V_{H}=V_{\text {DRVDD }}-0.6 \mathrm{~V}$
$V_{L}=0.4 \mathrm{~V}$

In set-top box and cable modem applications, the output can be used to control external variable gain amplifiers or RF tuners. A simple single-pole RC low-pass filter provides sufficient filtering (see Figure 8).

In more demanding applications where additional gain, level shift, or drive capability is required, a first or second order active filter might be considered for each $\Sigma-\Delta$ output (see Figure 9).


Figure 7. $\Sigma-\Delta$ Output Signals


Figure 8. $\Sigma-\Delta$ RC Filter


Figure 9. $\Sigma-\Delta$ Active Filter with Gain and Offset

## AD9879

REGISTER MAP AND BIT DEFINITIONS
Table 4. Register Map ${ }^{1}$

| Address (hex) | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default (hex) | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | $\begin{aligned} & \text { SDIO } \\ & \text { Bidirectional } \end{aligned}$ | SPI Bytes LSB First | $\overline{\text { RESET }}$ | OSCIN Multiplier M[4:0] |  |  |  |  | 0x08 | Read/Write |
| 0x01 | PLL Lock Detect |  | MCLK/REFCLK Ratio R[5:0] |  |  |  |  |  | 0x00 | Read/Write |
| 0x02 | Power- <br> Down PLL | PowerDown DAC Tx | PowerDown Digital Tx | Power- <br> Down <br> IF12 <br> ADC | Power-Down Reference <br> IF12 ADC | PowerDown IF10 ADC | Power- <br> Down <br> Reference <br> IQ and <br> IF10 ADC | Power- <br> Down IQ ADC | 0x00 | Read/Write |
| $0 \times 03$ | $\Sigma-\Delta$ Output Control Word [3:0] |  |  |  |  |  | Flag 1 | Flag 0 Enable | 0x00 | Read/Write |
| 0x04 | Flag 0 | $\Sigma$ - $\Delta$ Output Control Word [11:4] |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x05 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 | Read/Write |
| 0x06 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 | Read Only |
| $0 \times 07$ | Video Input Enable | Clamp Level for Video Input [6:0] |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x08 | ADCs <br> Clocked <br> Direct from OSCIN | 0 | Rx Port <br> Fast <br> Edge <br> Rate | Power- <br> Down <br> RxSYNC <br> and IQ <br> ADC <br> Clocks | Enable 7-Bits IQ ADC | 0 | Send <br> 12-Bit <br> ADC Data <br> Only | Send <br> 10-Bit <br> ADC <br> Data <br> Only | 0x80 | Read/Write |
| 0x09 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 | Read/Write |
| 0x0A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 | Read/Write |
| 0x0B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0x00 | Read/Write |
| 0x0C | 0 | 0 | 0 | 0 | Version [3:0] |  |  |  | 0x05 | Read/Write |
| 0x0D | 0 | 0 | 0 | 0 | Tx Frequency Tuning Word Profile 1 LSBs [1:0] |  | Tx Frequency Tuning Word Profile 0 LSBs [1:0] |  | 0x00 | Read/Write |
| 0x0E | 0 | 0 | 0 | 0 | DAC Fine Gain Control [3:0] |  |  |  | 0x00 | Read/Write |
| 0x0F | 0 | 0 | Tx Path Select Profile 1 | 0 | Tx Path AD8322/ AD8327 Gain Control Mode | Tx Path Bypass Sinc ${ }^{-1}$ Filter | Tx Path Spectral Inversion | Tx Path <br> Transmit Single <br> Tone | 0x00 | Read/Write |
| 0x10 | Tx Path Frequency Tuning Word Profile 0 [9:2] |  |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x11 | Tx Path Frequency Tuning Word Profile 0 [17:10] |  |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x12 | Tx Path Frequency Tuning Word Profile 0 [25:18] |  |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x13 | Cable Driver Amplifier Coarse Gain Control Profile 0 [7:4] |  |  |  |  | Fine Gain Control Profile 0 [3:0] |  |  | 0x00 | Read/Write |
| 0x14 | Tx Path Frequency Tuning Word Profile 1 [9:2] |  |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x15 | Tx Path Frequency Tuning Word Profile 1 [17:10] |  |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x16 | Tx Path Frequency Tuning Word Profile 1 [25:18] |  |  |  |  |  |  |  | 0x00 | Read/Write |
| 0x17 | Cable Driver Amplifier Coarse Gain Control Profile 1 [7:4] |  |  |  |  | Fine Gain C | ntrol Profile | [3:0] | 0x00 | Read/Write |

[^2]
## REGISTER 0x00—INITIALIZATION

## Bits 0-4: OSCIN Multiplier

This register field is used to program the on-chip multiplier (PLL) that generates the chip's high frequency system clock $\mathrm{f}_{\text {Syscle. }}$. The value of M depends on the ADC clocking mode selected, as shown in Table 5.

Table 5.

| ADC Clock Select | M |
| :--- | :--- |
| 1, foscan | 8 |
| $0, f_{\text {McLk }}$ (PLL Derived) | 16 |
| When using the AD9879 in systems where the Tx path and Rx |  |
| path do not operate simultaneously, the value of M can be |  |
| programmed from 1 to 31. The maximum fysscLk rate of |  |
| 236 MHz must be observed, whatever value is chosen for M. |  |
| When M is set to 1, the internal PLL is disabled and all internal |  |
| clocks are derived directly from OSCIN. |  |

## Bit 5: $\overline{\text { RESET }}$

Writing a 1 to this bit resets the registers to their default values and restarts the chip. The $\overline{\text { RESET }}$ bit always reads back 0 . The bits in Register 0x00 are not affected by this software reset. A low level at the $\overline{\text { RESET }}$ pin, however, would force all registers, including all bits in Register 0x00, to their default state.

## Bit 6: SPI Bytes LSB First

Active high indicates SPI serial port access of instruction byte and data registers are least significant bit (LSB) first. Default low indicates most significant bit (MSB) first format.

## Bit 7: SDIO Bidirectional

Active high configures the serial port as a three-signal port with the SDIO pin used as a bidirectional input/output pin. Default low indicates the serial port uses four signals with SDIO configured as an input and SDO configured as an output.

## REGISTER 0x01—CLOCK CONFIGURATION

## Bits 0-5: MCLK/REFCLK Ratio

This bit field defines R , the ratio between the auxiliary clock output, REFCLK and MCLK. R can be any integer number between 2 and 63. At default zero ( $\mathrm{R}=0$ ), REFCLK provides a buffered version of the OSCIN clock signal.

## Bit 7: PLL Lock Detect

When this bit is set low, the REFCLK pin functions in its default mode and provides an output clock with frequency $f_{\text {MсLк }} / R$, as described above.

If this bit is set to 1 , the REFCLK pin is configured to indicate whether the PLL is locked to foscin. In this mode, the REFCLK pin should be low-pass filtered with an RC filter of $1.0 \mathrm{k} \Omega$ and $0.1 \mu \mathrm{~F}$. A low output on REFCLK indicates the PLL has achieved lock with foscin.

## REGISTER 0x02—POWER-DOWN

Sections of the chip that are not used can be powered down when the corresponding bits are set high. This register has a default value of $0 \times 00$, with all sections active.

## Bit O: Power-Down IQ ADC

Active high powers down the IQ ADC.

## Bit 1: Power-Down IQ and IF10 ADC Reference

Active high powers down the IQ and IF10 ADC reference.

## Bit 2: Power-Down IF10 ADC

Active high powers down the IF10 ADC.
Bit 3: Power-Down IF12 ADC Reference
Active high powers down the 12 -bit ADC reference.

## Bit 4: Power-Down IF12 ADC

Active high powers down the IF12 ADC.

## Bit 5: Power-Down Digital TX

Active high powers down the digital transmit section of the chip, similar to the function of the $\overline{\text { PWRDN }}$ pin.

## Bit 6: Power-Down DAC TX

Active high powers down the DAC.

## Bit 7: Power-Down PLL

Active high powers down the OSCIN multiplier.

## REGISTERS 0x03-0x04- $\Sigma-\Delta$ AND FLAG CONTROL

The $\Sigma-\Delta$ control word is 12 bits wide and split into MSB bits [11:4] and LSB bits [3:0]. Changes to the $\Sigma-\Delta$ control words take effect immediately for every MSB or LSB register write. $\Sigma-\Delta$ output control words have a default value of 0 . The control words are in straight binary format with $0 \times 000$ corresponding to the bottom of the scale and 0 xFFF corresponding to the top of the scale. See Figure 8 for details.

If the flag enable (Register 0x03, Bit 0) is set high, the $\Sigma-\Delta \_$OUT pin maintains a fixed logic level determined directly by the MSB of the $\Sigma-\Delta$ control word.

The FLAG1 pin assumes the logic level programmed into the FLAG1 bit (Register 0x03, Bit 1).

## REGISTER 0x07—VIDEO INPUT CONFIGURATION

## Bits 0-6: Clamp Level Control Value

The 7-bit clamp level control value is used to set an offset to the automatic clamp level control loop. The actual ADC output has a clamp level offset equal to 16 times the clamp level control value as shown:

Clamp Level Offset $=$ Clamp Level Control Value $\times 16$

The default value for the clamp level control value is $0 \times 20$. This results in an ADC output clamp level offset of 512 LSBs. The valid programming range for the clamp level control value is from 0x16 to 0x127.

## REGISTER 0x08-ADC CLOCK CONFIGURATION

## Bit 0: Send 10-Bit ADC Data Only

When this bit is set high, the device enters a nonmultiplexed mode and only the data from the 10 -bit ADC is sent to the IF [11:0] digital output port.

## Bit 1: Send 12-Bit ADC Data Only

When this bit is set high, the device enters a nonmultiplexed mode and only data from the 12-bit ADC is sent to the IF [11:0] digital output port.

## Bit 3: Enable 7-Bits, IQ ADC

When this bit is active, the IQ ADC is put into 7-bit mode. In this mode, the full-scale input range is 2 Vppd . When this bit is set inactive, the IQ ADC is put into 6-bit mode and the fullscale input voltage range is 1 Vppd .

## Bit 4: Power-Down RXSYNC and IQ ADC Clocks

Setting this bit to 1 powers down the IQ ADC's sampling clock and stops the RXSYNC output pin. It can be used for additional power saving on top of the power-down selections in Register 0x02.

## Bit 5: Rx Port Fast Edge Rate

Setting this bit to 1 increases the output drive strength of all digital output pins, except MCLK, REFCLK, $\Sigma$ - $\Delta \_$OUT, and FLAG1. These pins always have high output drive capability.

## Bit 7: ADC Clocked Direct from OSCIN

When set high, the input clock at OSCIN is used directly as the ADC sampling clock. When set low, the internally generated master clock, MCLK, is divided by two and used as the ADC sampling clock. Best ADC performance is achieved when the ADCs are sampled directly from foscin using an external crystal or low jitter crystal oscillator.

## REGISTER 0xOC—DIE REVISION

## Bits 0-3: Version

The die version of the chip can be read from this register.

## REGISTER 0x0D—Tx FREQUENCY TUNING WORDS LSBs

This register accommodates two LSBs for both frequency tuning words. For more information, see the description in the Registers 0X10-0X17-Carrier Frequency Tuning section.

## REGISTER 0x0E—DAC GAIN CONTROL

## Bits 0-3: DAC Fine Gain Control

This bit field sets the DAC gain if the Tx Path AD8321/AD8323 gain control select bit (Register F, Bit 3) is set to 0 . The DAC gain can be set from 0.0 dB to 7.5 dB in increments of 0.5 dB . Table 6 details the programming.
Table 6. DAC Gain Control

| Bits [3:0] | DAC Gain |
| :--- | :--- |
| 0000 | 0.0 dB (default) |
| 0001 | 0.5 dB |
| 0010 | 1.0 dB |
| 0011 | 1.5 dB |
| $\ldots .$. | $\ldots .0 \mathrm{~dB}$ |
| 1110 | 7.5 dB |
| 1111 |  |

## REGISTER 0x0F-Tx PATH CONFIGURATION

## Bit O: Single-Tone Tx Mode

Active high configures the AD9879 for single-tone applications such as FSK. The AD9879 supplies a single frequency output as determined by the frequency tuning word selected by the active profile. In this mode, the TXIQ input data pins are ignored but should be tied to a valid logic voltage level. The default value is 0 (inactive).

## Bit 1: Spectral Inversion Tx

When set to 1 , inverted modulation is performed.

$$
\begin{equation*}
M O D U L A T O R \_O U T=[I \cos (\omega t)+Q \sin (\omega t)] \tag{10}
\end{equation*}
$$

The default is logic low, noninverted modulation.

$$
\begin{equation*}
M O D U L A T O R \_O U T=[I \cos (\omega t)+Q \sin (\omega t)] \tag{11}
\end{equation*}
$$

## Bit 2: Tx Path Bypass Sinc ${ }^{-1}$ Filter

Setting this bit high bypasses the digital inverse sinc filter of the Tx path.

## Bit 3: Tx Path AD8322/AD8327 Gain Control Mode

This bit changes the manner in which transmit gain control is performed. Typically either AD8321/AD8323 (default 0 ) or AD8222/AD8327 (default 1) variable gain cable drivers are programmed over the chip's 3-wire CA interface. The Tx gain control select changes the interpretation of the bits in Registers 0x13 and 0x17. See the Cable Driver Gain Control section.

## Bit 5: Tx Path Select Profile 1

The AD9879 quadrature digital upconverter is capable of storing two preconfigured modulation modes called profiles. Each profile defines a transmit frequency tuning word and cable driver amplifier gain (DAC gain) setting. The profile select bit or PROFILE pin programs the current register profile to be used. The profile select bit should always be 0 if the PROFILE pin is to be used to switch between profiles. Using the profile select bit as a means of switching between different profiles requires the PROFILE pin to be tied low.

## REGISTERS 0x10-0x17-CARRIER FREQUENCY TUNING

## Tx Path Frequency Tuning Words

The frequency tuning word (FTW) determines the DDSgenerated carrier frequency $\left(\mathrm{f}_{\mathrm{c}}\right)$ and is formed via a concatenation of register addresses.

The 26 -bit FTW is spread over four register addresses. Bit 25 is the MSB and Bit 0 is the LSB.

The carrier frequency equation is given as

$$
\begin{equation*}
f c=\left[F T W \times f_{\text {SYSCLK }}\right] / 2^{26} \tag{12}
\end{equation*}
$$

where:
$f_{\text {SYSCLK }}=M \times f_{\text {OSCIN. }}$.
$F T W<0 \times 2000000$.
Changes to FTW bytes take effect immediately.

## Cable Driver Gain Control

The AD9879 has a 3-pin interface to the AD832x family of programmable gain cable driver amplifiers. This allows direct control of the cable driver's gain through the AD9879.

In its default mode, the complete 8 -bit register value is transmitted over the 3-wire cable amplifier (CA) interface.

If Bit 3 of Register 0x0F is set high, Bits [7:4] determine the 8 -bit word sent over the CA interface according to Table 7.

Table 7. Cable Driver Gain Control

| Bits [7:4] | CA Interface Transmit Word |
| :--- | :--- |
| 0000 | 00000000 (default) |
| 0001 | 00000001 |
| $\ldots$ | $\ldots$ |
| 0111 | 01000000 |
| 1000 | 10000000 |

In this mode, the lower bits determine the fine gain setting of the DAC output.

Table 8. DAC Output Fine Gain Setting

| Bits [3:0] | DAC Fine Gain |
| :--- | :--- |
| 0000 | 0.0 dB (default) |
| 0001 | 0.5 dB |
| $\ldots$ | $\ldots$ |
| 1110 | 7.0 dB |
| 1111 | 7.5 dB |

New data is automatically sent over the 3-wire CA interface (and DAC gain adjust) whenever the value of the active gain control register changes or a new profile is selected. The default value is $0 \times 00$ (lowest gain).

The formula for the combined output level calculation of the AD9879 fine gain and AD8327 or AD8322 coarse gain is

$$
\begin{align*}
& V_{8327}=V_{9879(0)}+(\text { fine }) / 2+6(\text { coarse })-19  \tag{13}\\
& V_{8322}=V_{9879(0)}+(\text { fine }) / 2+6(\text { coarse })-14 \tag{14}
\end{align*}
$$

where:
fine is the decimal value of Bits [3:0]. coarse is the decimal value of Bits [7:8].
$V_{9899(0)}$ is level at AD9879 output in dBmV for fine $=0$.
$V_{8327}$ is level at output of AD8327 in dBmV.
$V_{8322}$ is level at output of AD8322 in dBmV.

## SERIAL INTERFACE FOR REGISTER CONTROL

The AD9879 serial port is a flexible, synchronous serial communication port that allows easy interface to many industry-standard microcontrollers and microprocessors. The interface allows read/write access to all registers that configure the AD9879. Single or multiple byte transfers are supported. Also, the interface can be programmed to read words either MSB first or LSB first. The serial interface port of the AD9879 I/O can be configured to have one bidirectional I/O (SDIO) pin or two unidirectional I/O (SDIO/SDO) pins.

## GENERAL OPERATION OF THE SERIAL INTERFACE

There are two phases to a communication cycle with the AD9879. Phase 1 is the instruction cycle, which is the writing of an instruction byte into the AD9879 that is coincident with the first eight SCLK rising edges. The instruction byte provides the AD9879 serial port controller with information regarding the data transfer cycle, which is Phase 2 of the communication cycle. The Phase 1 instruction byte defines whether the upcoming data transfer is a read or write, the number of bytes in the data transfer, and the starting register address for the first byte of the data transfer. The first eight SCLK rising edges of each communication cycle are used to write the instruction byte into the AD9879.

The eight remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the AD9879 and the system controller. Phase 2 of the communication cycle is a transfer of 1 to 4 data bytes as determined by the instruction byte. Normally, using one multibyte transfer is the preferred method. However, single byte data transfers are useful to reduce CPU overhead when register access requires one byte only. Registers change immediately upon writing to the last bit of each transfer byte.

## INSTRUCTION BYTE

Table 9 illustrates the information contained in the instruction byte.
Table 9. Instruction Byte Information
MSB

| $\mathbf{1 7}$ | $\mathbf{1 6}$ | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| R/W | N 1 | N 0 | A 4 | A 3 | A 2 | A 1 | A 0 |

The R/W bit of the instruction byte determines whether a read or a write data transfer will occur after the instruction byte write. Logic high indicates a read operation. Logic low indicates a write operation. The N1:N0 bits determine the number of bytes to be transferred during the data transfer cycle. The bit decodes are shown in Table 10.

Table 10. Bit Decodes

| N1 | N0 | Description |
| :--- | :--- | :--- |
| 0 | 0 | Transfer 1 byte |
| 0 | 1 | Transfer 2 bytes |
| 1 | 0 | Transfer 3 bytes |
| 1 | 1 | Transfer 4 bytes |

The Bits A4:A0 determine which register is accessed during the data transfer portion of the communication cycle. For multibyte transfers, this address is the starting byte address. The remaining register addresses are generated by the AD9879.

## SERIAL INTERFACE PORT PIN DESCRIPTION

## SCLK—Serial Clock

The serial clock pin is used to synchronize data transfers from the AD9879 and to run the serial port state machine. The maximum SCLK frequency is 15 MHz . Input data to the AD9879 is sampled upon the rising edge of SCLK. Output data changes upon the falling edge of SCLK.

## $\overline{\text { CS—Chip Select }}$

Active low input starts and gates a communication cycle. It allows multiple devices to share a common serial port bus. The SDO and SDIO pins go to a high impedance state when CS is high. Chip select should stay low during the entire communication cycle.

## SDIO—Serial Data I/O

Data is always written into the AD9879 on this pin. However, this pin can be used as a bidirectional data line. The configuration of this pin is controlled by Bit 7 of Register 0x00. The default is Logic 0 , which configures the SDIO pin as unidirectional.

## SDO—Serial Data Out

Data is read from this pin for protocols that use separate lines for transmitting and receiving data. When the AD9879 operates in a single bidirectional I/O mode, this pin does not output data and is set to a high impedance state.

## MSB/LSB TRANSFERS

The AD9879 serial port can support both MSB first or LSB first data formats. This functionality is controlled by the LSB-first bit in Register 0x00. The default is MSB first.

When this bit is set active high, the AD9879 serial port is in LSB-first format. In LSB-first mode, the instruction byte and data bytes must be written from the LSB to the MSB. In LSBfirst mode, the serial port internal byte address generator increments for each byte of the multibyte communication cycle.

When this bit is set default low, the AD9879 serial port is in MSB-first format. In MSB-first mode, the instruction byte and data bytes must be written from the MSB to the LSB. In MSBfirst mode, the serial port internal byte address generator decrements for each byte of the multibyte communication cycle.

When incrementing from $0 \times 1 \mathrm{~F}$, the address generator changes to $0 x 00$. When decrementing from $0 x 00$, the address generator changes to 0 x 1 F .

## NOTES ON SERIAL PORT OPERATION

The AD9879 serial port configuration bits reside in Bits 6 and 7 of Register $0 \times 00$. It is important to note that the configuration changes immediately upon writing to the last bit of the register.

For multibyte transfers, writing to this register may occur during the middle of the communication cycle. Care must be taken to compensate for this new configuration for the remaining bytes of the current communication cycle.


Figure 10. Serial Register Interface Timing MSB First


Figure 11. Serial Register Interface Timing LSB First

The same considerations apply to setting the reset bit in Register $0 \times 00$. All other registers are set to their default values, but the software reset does not affect the bits in Register 0x00.

It is recommended to use only single-byte transfers when changing serial port configurations or initiating a software reset.

A write to Bits 1, 2, and 3 of Register 0x00 with the same logic levels as Bits 7, 6, and 5 (bit pattern: XY1001YX binary) allows the user to reprogram a lost serial port configuration and to reset the registers to their default values.

A second write to Register 0x00 with the reset bit low and the serial port configuration as specified above (XY) reprograms the OSCIN multiplier setting. A changed fsyscle frequency is stable after a maximum of $200 \mathrm{f}_{\text {мсгк }}$ cycles (wake-up time).


Figure 12. Timing Diagram for Register Write to AD9879


Figure 13. Timing Diagram for Register Read

## AD9879

## TRANSMIT PATH (TX)



Figure 14. Transmit Path Timing

## TRANSMIT TIMING

The AD9879 provides a master clock, MCLK, and expects 6-bit multiplexed TxIQ data upon each rising edge. Transmit symbols are framed with the TxSYNC input. TxSYNC high indicates the start of a transmit symbol. Four consecutive 6-bit data packages form a symbol (I MSB, I LSB, Q MSB, and Q LSB).

## DATA ASSEMBLER

The input data stream is representative complex data. Two 6-bit words form a 12-bit symbol component (in twos complement format). Four input samples are required to produce one I/Q data pair. The I/Q sample rate, froclк, at the input to the first half-band filter is a quarter of the input data rate, f fMCLK.

The I/Q sample rate, fiQcıк, puts a bandwidth limit on the maximum transmit spectrum. This is the familiar Nyquist limit and is equal to one-half $f_{\text {IQCLK, }}$, hereafter referred to as $f_{\text {NYQ }}$.

## HALF-BAND FILTERS (HBFs)

HBF 1 and HBF 2 are both interpolating filters, each of which doubles the sampling rate. Together, HBF 1 and HBF 2 have 26 taps and provide a factor-of-four increase in the sampling rate $\left(4 \times \mathrm{f}_{\text {IQCLK }}\right.$ or $\left.8 \times \mathrm{f}_{\mathrm{NYQ}}\right)$.

In relation to phase response, both HBFs are linear phase filters. As such, virtually no phase distortion is introduced within the pass band of the filters. This is an important feature, because phase distortion is generally intolerable in a data transmission system.

## CASCADED INTEGRATOR-COMB (CIC) FILTER

The CIC filter is configured as a programmable interpolator and provides a sample rate increase by a factor of 4 . The frequency response of the CIC filter is given by

$$
\begin{equation*}
|H(f)|=\left[\left(\frac{1}{4}\right) \frac{1-e^{-j(2 \pi f(4))}}{1-e^{j(2 \pi f)}}\right]^{3}=\left[\left(\frac{1}{4}\right) \frac{\sin (4 \pi f)}{\sin (\pi f)}\right]^{3} \tag{15}
\end{equation*}
$$

The frequency response in this form has $f$ scaled to the output sample rate of the CIC filter. That is, $f=1$ corresponds to the frequency of the output sample rate of the CIC filter. $H(f / R)$ yields the frequency response with respect to the input sample of the CIC filter.

## COMBINED FILTER RESPONSE

The combined frequency response of $\mathrm{HBF} 1, \mathrm{HBF} 2$, and CIC puts a limit on the input signal bandwidth that can be propagated through the AD9879.

The usable bandwidth of the filter chain puts a limit on the maximum data rate that can be propagated through the AD9879. A look at the pass-band detail of the combined filter response (Figure 15 and Figure 16) indicates that to maintain an amplitude error of no more than 1 dB , signals are restricted to a bandwidth of no more than approximately $60 \%$ of $f_{\mathrm{NYQ}}$.


Figure 15. Cascaded Filter Pass-Band Detail $(N=4)$

To keep the bandwidth of the data in the flat portion of the filter pass band, the user must oversample the baseband data by at least a factor of two prior to representing it to the AD9879. Without oversampling, the Nyquist bandwidth of the baseband data corresponds to the $\mathrm{f}_{\mathrm{NYQ}}$. Consequently, the upper end of the data bandwidth suffers 6 dB or more of attenuation due to the frequency response of the digital filters.

There is an additional concern if the baseband data applied to the AD9879 has been pulse shaped. Typically, pulse shaping is applied to the baseband data via a filter having a raised cosine response. In such cases, an a value is used to modify the bandwidth of the data where the value of $\alpha$ is such that $0<\alpha<$ 1. A value of 0 causes the data bandwidth to correspond to the Nyquist bandwidth. A value of 1 causes the data bandwidth to be extended to twice the Nyquist bandwidth.


Figure 16. Cascaded Filter Pass-Band Detail $(N=3)$

Thus, with $2 \times$ oversampling of the baseband data and $\alpha=1$, the Nyquist bandwidth of the data corresponds with the I/Q Nyquist bandwidth.

As stated earlier, this results in problems near the upper edge of the data bandwidth due to the frequency response of the filters. The maximum value of $\alpha$ that can be implemented is 0.45 . This is because the data bandwidth becomes:

$$
\begin{equation*}
\frac{1}{2}(1+\alpha) f_{N Y Q}=0.725 f_{N Y Q} \tag{16}
\end{equation*}
$$

which puts the data bandwidth at the extreme edge of the flat portion of the filter response.

If a particular application requires an $\alpha$ value between 0.45 and 1 , then the user must oversample the baseband data by at least a factor of four. The combined HBF1, HBF2, and CIC filter introduces a worst-case droop of less than 0.2 dB over the frequency range of the data to be transmitted.

## Tx SIGNAL LEVEL CONSIDERATIONS

The quadrature modulator introduces a maximum gain of 3 dB in signal level. To visualize this, assume that both the I data and Q data are fixed at the maximum possible digital value, $x$. The output of the modulator, $z$ is then:

$$
\begin{equation*}
z=[x \cos (\omega t)-x \sin (\omega t)] \tag{17}
\end{equation*}
$$



Figure 17. 16-Quadrature Modulation
It can be shown that $|z|$ assumes a maximum value of

$$
\begin{equation*}
|z|=\sqrt{\left(x^{2}+x^{2}\right)}=x \sqrt{2}(\text { a gain of }+3 \mathrm{~dB}) \tag{18}
\end{equation*}
$$

However, if the same number of bits are used to represent the $|z|$ values, as is used to represent the $x$ values, an overflow occurs. To prevent this possibility, an effective -3 dB attenuation is internally implemented on the I and Q data path.

$$
\begin{equation*}
(|z|=\sqrt{(1 / 2+1 / 2)}=x) \tag{19}
\end{equation*}
$$



Figure 18. 16-Quadrature Modulation

The following example assumes a $\mathrm{PK} / \mathrm{rms}$ level of 10 dB :

$$
\begin{align*}
& \text { Maximum Symbol Component Input Value }=  \tag{20}\\
& \pm(2,047 \mathrm{LSBs}-0.2 \mathrm{~dB})= \pm 2,000 \mathrm{LSBs} \\
& \text { Maximum Complex Input } \text { RMS Value }=  \tag{21}\\
& 2,000 \mathrm{LSBs}+6 \mathrm{~dB}-\text { Pk/rms }(\mathrm{dB})=1,265 \mathrm{LSBs} r m s
\end{align*}
$$

The maximum complex input rms value calculation uses both $I$ and $Q$ symbol components that add a factor of $2(6 \mathrm{~dB})$ to the formula.

Table 11 shows typical I-Q input test signals with amplitude levels related to 12-bit full scale (FS).

## Tx THROUGHPUT AND LATENCY

Data inputs impact the output fairly quickly but remain effective due to the filter characteristics of the AD9879. Data transmit latency through the AD9879 is easiest to describe in terms of $\mathrm{f}_{\text {SYSCLK }}$ clock cycles ( $4 \mathrm{f}_{\text {MCLK }}$ ). The numbers quoted are when an effect is first seen after an input value changes.

Latency of I/Q data entering the data assembler (AD9879 input) to the DAC output is $119 \mathrm{f}_{\text {sYsclк }}$ clock cycles ( $29.75 \mathrm{f}_{\text {MCLк }}$ cycles). DC values applied to the data assembler input takes up to 176 fsyscık clock cycles ( 44 fмськ cycles) to propagate and settle at the DAC output.

Frequency hopping is accomplished via changing the PROFILE input pin. The time required to switch from one frequency to another is less than 232 fsysclк cycles ( $58.5 \mathrm{f}_{\text {mсLK }}$ cycles).

Table 11. I-Q Input Test Signals

| Analog Output | Digital Input | Input Level | Modulator Output Level |
| :--- | :--- | :--- | :--- |
| Single Tone $\left(\mathrm{fc}_{\mathrm{c}}-\mathrm{f}\right)$ | $\mathrm{I}=\cos (\mathrm{f})$ | $\mathrm{FS}-0.2 \mathrm{~dB}$ | $\mathrm{FS}-3.0 \mathrm{~dB}$ |
|  | $\mathrm{Q}=\cos \left(\mathrm{f}+90^{\circ}\right)=-\sin (\mathrm{f})$ | $\mathrm{FS}-0.2 \mathrm{~dB}$ |  |
| Single Tone $\left(\mathrm{f}_{\mathrm{c}}+\mathrm{f}\right)$ | $\mathrm{I}=\cos (\mathrm{f})$ | $\mathrm{FS}-0.2 \mathrm{~dB}$ | $\mathrm{FS}-3.0 \mathrm{~dB}$ |
|  | $\mathrm{Q}=\cos \left(\mathrm{f}+270^{\circ}\right)=+\sin (\mathrm{f})$ | $\mathrm{FS}-0.2 \mathrm{~dB}$ |  |
| Dual Tone $\left(\mathrm{f}_{\mathrm{c}} \pm \mathrm{f}\right)$ | $\mathrm{I}=\cos (\mathrm{f})$ | $\mathrm{FS}-0.2 \mathrm{~dB}$ | FS |
|  | $\mathrm{Q}=\cos \left(\mathrm{f}+180^{\circ}\right)=-\cos (\mathrm{f})$ or $\mathrm{Q}=+\cos (\mathrm{f})$ | $\mathrm{FS}-0.2 \mathrm{~dB}$ |  |


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
    Tel: 781.329.4700
    www.analog.com
    Fax: 781.461.3113 © 2005 Analog Devices, Inc. All rights reserved.

[^1]:    ${ }^{1}$ IQ ADC in default mode. ADC Clock Select Register 8, Bit 3 set to 0 .

[^2]:    ${ }^{1}$ Register bits denoted with 0 must be programmed with a 0 each time that register is written.

