

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **Dual Interface for** Flat Panel Displays

AD9882A

### **FEATURES**

#### **Analog interface**

140 MSPS maximum conversion rate Programmable analog bandwidth 0.5 V to 1.0 V analog input range 500 ps p-p PLL clock jitter at 140 MSPS 3.3 V power supply **Full sync processing** Midscale clamping 4:2:2 output format mode

## Digital interface

**DVI 1.0 compatible interface** 112 MHz operation High skew tolerance of 1 full input clock Sync detect for hot plugging Supports high bandwidth digital content protection

## **APPLICATIONS**

**RGB** graphics processing LCD monitors and projectors Plasma display panels Scan converter Microdisplays **Digital TV** 

## **GENERAL DESCRIPTION**

The AD9882A offers designers the flexibility of an analog interface and a digital visual interface (DVI) receiver integrated on a single chip. Also included is support for high bandwidth digital content protection (HDCP).

# **Analog Interface**

The AD9882A is a complete, 8-bit, 140 MSPS monolithic analog interface optimized for capturing RGB graphics signals from personal computers and workstations. Its 140 MSPS encode rate capability and full power analog bandwidth of 300 MHz sup-ports resolutions up to SXGA ( $1280 \times 1024$  at 75 Hz).

The analog interface includes a 140 MHz triple ADC with internal 1.25 V reference, a phase-locked loop (PLL), programmable gain, offset, and clamp control. The user provides only a 3.3 V power supply, analog input, and Hsync. Three-state CMOS outputs can be powered from 2.2 V to 3.3 V.

The AD9882A's on-chip PLL generates a pixel clock from Hsync. Pixel clock output frequencies range from 12 MHz to 140 MHz. PLL clock jitter is typically 500 ps p-p at 140 MSPS.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1.

The AD9882A also offers full sync processing for composite sync and sync-on-green (SOG) applications.

# **Digital Interface**

The AD9882A contains a DVI 1.0 compatible receiver and supports display resolutions up to SXGA (1280  $\times$  1024 at 60 Hz). The receiver features an intrapair skew tolerance of up to one full clock cycle.

With the inclusion of HDCP, displays can now receive encrypted video content. The AD9882A allows for authentication of a video receiver, decryption of encoded data at the receiver, and renewability of that authentication during transmission, as specified by the HDCP v1.0 protocol. It also has high tolerance of noncompliant HDCP sources.

Fabricated in an advanced CMOS process, the AD9882A is provided in a space-saving, 100-lead LQFP surface-mount plastic package and is specified over the 0°C to 70°C temperature range. It is available in a Pb-free package.

# AD9882A\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

# COMPARABLE PARTS 🖳

View a parametric search of comparable parts.

# **DOCUMENTATION**

# **Data Sheet**

 AD9882A: Dual Interface for Flat Panel Displays Data Sheet

# SOFTWARE AND SYSTEMS REQUIREMENTS $\Box$

• AD988x Evaluation Tools Software Program

# TOOLS AND SIMULATIONS $\Box$

• AD9882 CCD PLL Settings

# REFERENCE MATERIALS 🖵

## Informational

Advantiv<sup>™</sup> Advanced TV Solutions

# **Technical Articles**

· Analysis of Common Failures of HDMI CT

# DESIGN RESOURCES 🖵

- AD9882A Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

# **DISCUSSIONS**

View all AD9882A EngineerZone Discussions.

# SAMPLE AND BUY 🖵

Visit the product page to see pricing options.

# **TECHNICAL SUPPORT**

Submit a technical question or find your regional support number.

# DOCUMENT FEEDBACK 🖳

Submit feedback for this data sheet.

# **TABLE OF CONTENTS**

Specifications
Absolute Maximum Ratings6
Explanation of Test Levels6
ESD Caution6
Pin Configuration and Function Descriptions7
Pin Descriptions of Shared Pins between Analog and Digital Interfaces8
Serial Port (2-Wire)8
Data Outputs8
Pin Function Detail: Analog Interface9
Power Supply10
Theory of Operation: Interface Detection
Active Interface Detection and Selection12
Power Management12
Theory of Operation and Design Guide: Analog Interface13
General Description13
Input Signal Handling13
Hsync and Vsync Inputs13
Serial Control Port13
Output Signal Handling13
Clamping
Gain and Offset Control14
Sync-on-Green (SOG)15
Clock Generation
Timing: Analog Interface
Timing Diagrams
Theory of Operation: Digital Interface
Digital Interface Pin Descriptions19
Capturing the Encoded Data20
Data Frames

Special Characters20
Channel Resynchronization20
Data Decoder20
HDCP
General Timing Diagrams: Digital Interface22
Timing Mode Diagrams: Digital Interface22
2-Wire Serial Register Map23
2-Wire Serial Control Register Detail
Chip Identification26
PLL Divider Control26
Clamp Timing
Hsync Output Pulse Width27
Input Gain27
Input Offset27
2-Wire Serial Control Port32
Sync Processing Engine
Sync Slicer35
Sync Separator35
PCB Layout Recommendations
Analog Interface Inputs
Digital Interface Inputs
Power Supply Bypassing
PLL
Outputs: Data and Clocks
Digital Inputs
Voltage Reference
Outline Dimensions
Ordering Guide38

# **REVISION HISTORY**

10/04—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_D$  = 3.3 V,  $V_{DD}$  = 3.3 V, ADC clock = maximum conversion rate, unless otherwise noted.

**Table 1. Analog Interface Electrical Characteristics** 

Tubic It finalog interface Liter	AD9882AKSTZ-100		STZ-100	ADS					
Parameter	Temp	Test Level	Min	Тур	Max	Min	Тур	Max	Unit
RESOLUTION				8			8		Bits
DC ACCURACY									
Differential Nonlinearity	25°C	1		±0.5	+1.25/-1.0		±0.5	+1.35/-1.0	LSB
	Full	VI			+1.35/-1.0			+1.45/-1.0	LSB
Integral Nonlinearity	25°C	1		±0.5	±1.85		±0.5	±2.0	LSB
	Full	VI			±2.0			±2.3	LSB
No Missing Codes	Full	VI	,	Guarant	eed		Guarant	eed	
ANALOG INPUT									
Input Voltage Range									
Minimum	Full	VI			0.5			0.5	V p-p
Maximum	Full	VI	1.0			1.0			V p-p
Gain Tempco	25°C	V		100			100		ppm/°C
Input Bias Current	Full	IV			1			1	μΑ
Input Full-Scale Matching	Full	VI		1.5	8.0		1.5	8.0	% FS
Offset Adjustment Range	Full	VI	45	49	56	45	49	56	% FS
REFERENCE OUTPUT									
Output Voltage	Full	VI		1.25			1.25		V
Temperature Coefficient	Full	V		±50			±50		ppm/°C
SWITCHING PERFORMANCE <sup>1</sup>									
Maximum Conversion Rate	Full	VI	100			140			MSPS
Minimum Conversion Rate	Full	IV			10			10	MSPS
Clock to Data Skew, t <sub>skew</sub>	Full	IV	-0.5		+2.0	-0.5		+2.0	ns
Serial Port Timing									
t <sub>BUFF</sub>	Full	VI	4.7			4.7			μs
<b>t</b> stah	Full	VI	4.0			4.0			μs
<b>t</b> <sub>DHO</sub>	Full	VI	250			250			ns
t <sub>DAL</sub>	Full	VI	4.7			4.7			μs
<b>t</b> DAH	Full	VI	4.0			4.0			μs
t <sub>DSU</sub>	Full	VI	250			250			ns
<b>t</b> stasu	Full	VI	4.7			4.7			μs
<b>t</b> stosu	Full	VI	4.0			4.0			μs
Hsync Input Frequency	Full	IV	15		110	15		110	kHz
Maximum PLL Clock Rate	Full	VI	100			140			MHz
Minimum PLL Clock Rate	Full	IV			12			12	MHz
PLL Jitter	25°C	IV		500	700 <sup>2</sup>		500	700	ps p-p
	Full	IV			1000			1000	ps p-p
Sampling Phase Tempco	Full	IV		15			15		ps/°C
DIGITAL INPUTS									
Input Voltage, High (V <sub>H</sub> )	Full	VI	2.6			2.6			V
Input Voltage, Low (V <sub>IL</sub> )	Full	VI			0.8			0.8	V
Input Current, High (I <sub>H</sub> )	Full	IV			-1.0			-1.0	μΑ
Input Current, Low (IIL)	Full	IV			1.0			1.0	μA
Input Capacitance	25°C	V		3			3		pF
DIGITAL OUTPUTS									
Output Voltage, High (Vон)	Full	IV	V <sub>DD</sub> – 0.1			V <sub>DD</sub> – 0.1			V
Output Voltage, Low (V <sub>oL</sub> )	Full	IV			0.4			0.4	V
Duty Cycle, DATACK	Full	IV	45	50	55	45	50	55	%

			Al	D9882AK	STZ-100	ΑI	)9882AK	TZ-140	
Parameter	Temp	Test Level	Min	Тур	Max	Min	Тур	Max	Unit
Output Coding				Binar	у		Binar	у	
POWER SUPPLY									
V <sub>D</sub> Supply Voltage	Full	IV	3.15	3.3	3.45	3.15	3.3	3.45	V
V <sub>DD</sub> Supply Voltage	Full	IV	2.2	3.3	3.45	2.2	3.3	3.45	V
P <sub>VD</sub> Supply Voltage	Full	IV	3.15	3.3	3.45	3.15	3.3	3.45	V
I <sub>D</sub> Supply Current (V <sub>D</sub> )	25°C	V		162			181		mA
IDD Supply Current (VDD) <sup>3</sup>	25°C	V		47			63		mA
IPV <sub>D</sub> Supply Current (PV <sub>D</sub> )	25°C	V		19			21		mA
Total Supply Current	Full	VI		228	237		265	274	mA
Power-Down Supply Current	Full	VI		30	35		30	35	mA
DYNAMIC PERFORMANCE									
Analog Bandwidth, Full Power	25°C	V		300			300		MHz
Signal-to-Noise Ratio (SNR)	25°C	V		44			43		dB
$f_{IN} = 2.3 \text{ MHz}$									
Crosstalk	Full	V		55			55		dBc
THERMAL CHARACTERISTICS									
$\theta_{JA}$ Junction-to-Ambient <sup>4</sup>		V		43			43		°C/W

VD = 3.3 V, VDD = 3.3 V, clock = maximum, unless otherwise noted.

**Table 2. Digital Interface Electrical Characteristics** 

				AD9	9882AF	(STZ	
Parameter	Conditions	Temp	Test Level	Min	Тур	Max	Unit
RESOLUTION					8		Bits
DC DIGITAL I/O Specifications							
High Level Input Voltage (V <sub>IH</sub> )		Full	VI	2.6			V
Low Level Input Voltage (V <sub>I</sub> L)		Full	VI			0.8	V
High Level Output Voltage (Vон)		Full	IV	2.4			V
Low Level Output Voltage (Vol)		Full	IV			0.4	V
Output Leakage Current (IoL)	High impedance	Full	IV	-10		+10	μΑ
DC SPECIFICATIONS							
Output High Drive	Output drive = high	Full	V		11		mA
$(I_{OHD})(V_{OUT} = V_{OH})$	Output drive = medium	Full	V		8		mA
	Output drive = low	Full	V		5		mA
Output Low Drive	Output drive = high	Full	V		-7		mA
$(I_{OLD})(V_{OUT} = V_{OL})$	Output drive = medium	Full	V		-6		mA
	Output drive = low	Full	V		-5		mA
DATACK High Drive	Output drive = high	Full	V		28		mA
$(V_{OHC})(V_{OUT} = V_{OH})$	Output drive = medium	Full	V		14		mA
	Output drive = low	Full	V		7		mA
DATACK Low Drive	Output drive = high	Full	V		-15		mA
$(V_{OLC})(V_{OUT} = V_{OL})$	Output drive = medium	Full	V		-9		mA
	Output drive = low	Full	V		-7		mA
Differential Input Voltage							
Single-Ended Amplitude		Full	IV	75		800	mV

 $<sup>^1</sup>$  Drive strength = 11.  $^2$  VCO range = 10, Charge pump current = 110, PLL divider = 1693.  $^3$  DATACK Load = 15 pF, Data load = 5 pF.  $^4$  Simulated typical performance with package mounted to a 4-layer board.

				AD:	9882AI		
Parameter	Conditions	Temp	Test Level	Min	Тур	Max	Unit
POWER SUPPLY							
V <sub>D</sub> Supply Voltage		Full	IV	3.15	3.3	3.45	V
V <sub>DD</sub> Supply Voltage		Full	IV	2.2	3.3	3.45	V
PV <sub>D</sub> Supply Voltage		Full	IV	3.15	3.3	3.45	V
I <sub>D</sub> Supply Current (Typical Pattern) <sup>1</sup>		25°C	V		237		mA
IDD Supply Current (Typical Pattern) <sup>1, 2</sup>		25°C	V		25		mA
IPV <sub>D</sub> Supply Current (Typical Pattern) <sup>1</sup>		25°C	V		57		mA
Total Supply Current with HDCP (Typical Pattern) 1,2		Full	IV		340	367	mA
I <sub>D</sub> Supply Current (Worst-Case Pattern) <sup>3</sup>		25°C	V		247		mA
I <sub>DD</sub> Supply Current (Worst-Case Pattern) <sup>2, 3</sup>		25°C	V		61		mA
IPV <sub>D</sub> Supply Current (Worst-Case Pattern)³		25°C	V		57		mA
Total Supply Current with HDCP (Worst-Case Pattern) 2,3		Full	IV		385	420	mA
Power-Down Supply Current (IPD)		Full	VI		30	35	mA
AC SPECIFICATIONS							
Intrapair (+ to –) Differential Input Skew (T <sub>DPS</sub> )		Full	IV			360	ps
Channel-to-Channel Differential Input Skew (Tccs)		Full	IV			1	Clock Period
Low-to-High Transition Time for Data (D <sub>LHT</sub> )	Output drive = high, $C_L = 10 \text{ pF}$	Full	IV			2.2	ns
	Output drive = medium,						
	$C_L = 7 pF$	Full	IV			2.5	ns
	Output drive = low, $C_L = 5 pF$	Full	IV			3.2	ns
Low-to-High Transition Time for DATACK ( $D_{LHT}$ )	Output drive = high, C <sub>L</sub> = 10 pF	Full	IV			1.0	ns
	Output drive = medium,						
	$C_L = 7 pF$	Full	IV			1.6	ns
High-to-Low Transition Time for Data (D <sub>HLT</sub> )	Output drive = low, $C_L = 5 \text{ pF}$ Output drive = high, $C_L = 10 \text{ pF}$	Full Full	IV IV			2.1 2.2	ns ns
TOI Data (DHLT)	Output drive = medium,						
	$C_L = 7 \text{ pF}$	Full	IV			1.9	ns
	Output drive = low, $C_L = 5 \text{ pF}$	Full	IV			1.7	ns
High-to-Low Transition Time for DATACK (D <sub>HLT</sub> )	Output drive = high, $C_L = 10 \text{ pF}$	Full	IV			1.0	ns
ioi Dittitor (Onli)	Output drive = medium,						
	$C_L = 7 \text{ pF}$	Full	IV			1.0	ns
	Output drive = low, $C_L = 5 \text{ pF}$	Full	IV			1.4	ns
Clock -to- Data Skew, 4 tskew	, , , , , , , , , , , , , , , , , , , ,	Full	IV	-0.5		+2.0	ns
Duty Cycle, DATACK		Full	IV	40	46	50	%
DATACK Frequency (F <sub>CIP</sub> )		Full	VI	25		112	MHz

 $<sup>^1</sup>$  The typical pattern contains a gray scale area. Output drive = high.  $^2$  DATACK load = 10 pF, data load = 10 pF.  $^3$  The worst-case pattern contains a black and white checkerboard pattern. Output drive = high.  $^4$  Drive strength = 11.

# **ABSOLUTE MAXIMUM RATINGS**

Table 3.

Parameter	Rating
V <sub>D</sub>	3.6 V
$V_{DD}$	3.6 V
Analog Inputs	$V_D$ to 0.0 $V$
$V_{REF}$	$V_D$ to 0.0 $V$
Digital Inputs	5 V to 0.0 V
Digital Output Current	20 mA
Operating Temperature	-25°C to +85°C
Storage Temperature	−65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **EXPLANATION OF TEST LEVELS**

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing.

# **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. 100-Lead LQFP Pin Configuration

**Table 4. Pin Function Descriptions** 

Pin Type	Type Mnemonic Function		Value	Pin Number	Interface
Analog Video Inputs	Rain	Analog Input for Converter R	0.0 V to 1.0 V	70	Analog
	Gain	Analog Input for Converter G	0.0 V to 1.0 V	65	Analog
	B <sub>AIN</sub>	Analog Input for Converter B	0.0 V to 1.0 V	59	Analog
External Sync/Clock	HSYNC	Horizontal Sync Input	3.3 V CMOS	79	Analog
	VSYNC	Vertical Sync Input	3.3 V CMOS	80	Analog
	SOGIN	Input for Sync-on-Green	0.0 V to 1.0 V	64	Analog
Sync Outputs	HSOUT	HSYNC Output Clock (Phase-Aligned with DATACK)	3.3 V CMOS	88	Both
	VSOUT	VSYNC Output Clock	3.3 V CMOS	87	Both
	SOGOUT	Sync-on-Green Slicer Output	3.3 V CMOS	89	Analog
References	REFBYPASS	Internal Reference Bypass	1.25 V	73	Analog
	MIDBYPASS	Internal Midscale Voltage Bypass		74	Analog
PLL Filter	FILT	Connection for External Filter Components for Internal PLL		48	Analog
Power Supply	V <sub>D</sub>	Analog Power Supply	3.15 V to 3.45 V		Both
	$V_{DD}$	Output Power Supply	2.2 V to 3.6 V		Both
	PV <sub>D</sub>	PLL Power Supply	3.15 V to 3.45 V		Both
	GND	Ground	0 V		Both
Serial Port Control	SDA	Serial Port Data I/O	3.3 V CMOS	78	Both
	SCL	Serial Port Data Clock (100 kHz Maximum)	3.3 V CMOS	77	Both
	A0	Serial Port Address Input	3.3 V CMOS	76	Both

Pin Type	Mnemonic	Function	Value	Pin Number	Interface
Data Outputs	RED [7:0]	Outputs of Converter Red, Bit 7 is the MSB	3.3 V CMOS	92–99	Both
	GREEN [7:0]	Outputs of Converter Green, Bit 7 is the MSB	3.3 V CMOS	2–9	Both
	BLUE [7:0]	Outputs of Converter Bue, Bit 7 is the MSB	3.3 V CMOS	12–19	Both
Data Clock Output	DATACK	Data Output Clock for the Analog and Digital Interface	3.3 V CMOS	85	Both
Digital Video Data	R <sub>X0+</sub>	Digital Input Channel 0 True		33	Digital
Inputs	R <sub>X0-</sub>	Digital Input Channel 0 Complement		32	Digital
	R <sub>X1+</sub>	Digital Input Channel 1 True		36	Digital
	R <sub>X1-</sub>	Digital Input Channel 1 Complement		35	Digital
	R <sub>X2+</sub>	Digital Input Channel 2 True		39	Digital
	R <sub>X2-</sub>	Digital Input Channel 2 Complement		38	Digital
Digital Video Clock	R <sub>XC+</sub>	Digital Data Clock True		41	Digital
Inputs	R <sub>XC</sub>	Digital Data Clock Complement		42	Digital
Data Enable	DE	Data Enable	3.3 V CMOS	86	Digital
Control Bits	CTL [0:3]	Decoded Control Bits	3.3 V CMOS	22–25	Digital
RTERM	R <sub>TERM</sub>	Sets Internal Termination Resistance		28	Digital
HDCP	DDCSCL	HDCP Slave Serial Port Data Clock	3.3 V CMOS	53	Digital
	DDCSDA	HDCP Slave Serial Port Data I/O	3.3 V CMOS	54	Digital
	MCL	HDCP Master Serial Port Data Clock	3.3 V CMOS	81	Digital
	MDA	HDCP Master Serial Port Data I/O	3.3 V CMOS	82	Digital

# PIN DESCRIPTIONS OF SHARED PINS BETWEEN ANALOG AND DIGITAL INTERFACES

# **HSOUT**—Horizontal Sync Output

A reconstructed and phase-aligned version of the video Hsync. The polarity of this output can be controlled via a serial bus bit. In analog interface mode, the placement and duration are variable. In digital interface mode, the placement and duration are set by the graphics transmitter.

# VSOUT—Vertical Sync Output

The separated Vsync from a composite signal or a direct passthrough of the Vsync input. The polarity of this output can be controlled via a serial bus bit. The placement and duration in all modes is set by the graphics transmitter.

# **SERIAL PORT (2-WIRE)**

SDA—Serial Port Data I/O

SCL-Serial Port Data Clock

# A0-Serial Port Address Input

For a full description of the 2-wire serial register, refer to the 2-Wire Serial Control Register Detail section.

### **DATA OUTPUTS**

RED-Data Output, Red Channel

GREEN—Data Output, Green Channel

# BLUE—Data Output, Blue Channel

The main data outputs. Bit 7 is the MSB. These outputs are shared between the two interfaces and behave in accordance with the active interface. Refer to the Analog Interface and Digital Interface sections.

# DATACK—Data Output Clock

Just like the data outputs, the data clock output is shared between the two interfaces. It behaves differently depending on which interface is active. Refer to the **DATACK—Data Output Clock** section to determine how this pin behaves. .

Table 5. Analog Interface Pin List

Pin Type	Mnemonic	Function	Value	Pin Number
Analog Video Inputs	R <sub>AIN</sub>	Analog input for Converter R	0.0 V to 1.0 V	70
	Gain	Analog input for Converter G	0.0 V to 1.0 V	65
	B <sub>AIN</sub>	Analog input for Converter B	0.0 V to 1.0 V	59
External Sync/Clock	HSYNC	Horizontal SYNC input	3.3 V CMOS	79
	VSYNC	Vertical SYNC input	3.3 V CMOS	80
	SOGIN	Sync-on-green input	0.0 V to 1.0 V	64
Sync Outputs	HSOUT	Hsync output (phase-aligned with DATACK)	3.3 V CMOS	88
	VSOUT	Vsync output	3.3 V CMOS	87
	SOGOUT	Composite SYNC	3.3 V CMOS	89
Voltage Reference Clamp Voltages	REFBYPASS	Internal reference bypass	1.25 V	73
	MIDBYPASS	Internal midscale voltage bypass		74
PLL Filter	FILT	Connection for external filter components for internal PLL		48
Power Supply	<b>V</b> <sub>D</sub>	Main power supply	3.15 V to 3.45 V	
	$PV_D$	PLL power supply (nominally 3.3 V)	3.15 V to 3.45 V	
	$V_{DD}$	Output power supply	2.2 V to 3.6 V	
	GND	Ground	0 V	

# PIN FUNCTION DETAIL: ANALOG INTERFACE Inputs

RAIN—Analog Input for Red Channel

GAIN—Analog Input for Green Channel

# **BAIN**—Analog Input for Blue Channel

High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. For RGB, the three channels are identical and can be used for any colors, but colors are assigned for convenient reference.

For proper 4:2:2 formatting in a YPbPr application, the Y must be connected to the  $G_{AIN}$  input, the Pb must be connected to the  $B_{AIN}$  input, and the Pr must be connected to the  $R_{AIN}$  input.

They accommodate input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to support clamp operation.

### Hsync—Horizontal Sync Input

This input receives a logic signal that establishes the horizontal timing reference and provides the frequency reference for pixel clock generation. The logic sense of this pin is controlled by Serial Register Bit 0x10, Bit 6 (Hsync polarity). Only the leading edge of Hsync is used by the PLL; the trailing edge is used for clamp timing. When Hsync polarity = 0, the falling edge of Hsync is used. When Hsync polarity = 1, the rising edge is active.

The input includes a Schmitt trigger for noise immunity, with a nominal input threshold of 1.5 V.

Electrostatic discharge (ESD) protection diodes conduct heavily if this pin is driven more than 0.5 V above the maximum tolerance voltage (3.3 V) or more than 0.5 V below ground.

# VSYNC—Vertical Sync Input

This is the input for vertical sync.

# SOGIN-Sync-on-Green Input

This input is provided to assist with processing signals with embedded sync, typically on the green channel. The pin is connected to a high speed comparator with an internally generated threshold, which is set by the value of Register 0x0F, Bits 7 to 3.

When connected to an ac-coupled graphics signal with embedded sync, it produces a noninverting digital output on SOGOUT.

When not used, this input should be left unconnected. For more details on this function and how it should be configured, refer to the Sync-on-Green (SOG) section.

### SOGOUT—Sync-on-Green Slicer Output

This pin can be programmed to produce either the output from the sync-on-green slicer comparator or an unprocessed but delayed version of the Hsync input. See Figure 20, the sync processing block diagram, to view how this pin is connected. Note that the output from this pin is the composite sync without additional processing from the AD9882A.

#### **FILT**—External Filter Connection

For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter as shown in Figure 8 to this pin. For optimal performance, minimize noise and parasitics on this node.

## **REFBYPASS**—Internal Reference Bypass

Bypass for the internal 1.25 V band gap reference. It should be connected to ground through a 0.1  $\mu F$  capacitor.

The absolute accuracy of this reference is  $\pm 4\%$ , and the temperature coefficient is  $\pm 50$  ppm, which is adequate for most AD9882A applications. If higher accuracy is required, an external reference can be employed instead.

# MIDBYPASS—Midscale Voltage Reference Bypass

Bypass for the internal midscale voltage reference. It should be connected to ground through a 0.1  $\mu$ F capacitor. The exact voltage varies with the gain setting of the red channel.

# **HSOUT**—Horizontal Sync Output

A reconstructed and phase-aligned version of the Hsync input. The duration of Hsync can be programmed only on the analog interface, not the digital.

### DATACK—Data Output Clock

The data clock output signal is used to clock the output data and HSOUT into external logic. It is produced by the internal clock generator and is synchronous with the internal pixel sampling clock.

When the sampling time is changed by adjusting the phase register, the output timing is shifted as well. The data bits, DATACK, and HSOUT outputs are all moved, so the timing relationship among the signals is maintained.

# VSOUT—Vertical Sync Output

The separated Vsync from a composite signal or a direct passthrough of the Vsync input. The polarity of this output can be controlled via Register 0x10, Bit 2. The placement and duration in all modes is set by the graphics transmitter.

### RED-Data Output, Red Channel

### GREEN—Data Output, Green Channel

## BLUE—Data Output, Blue Channel

These are the main data outputs. Bit 7 is the MSB.

The delay from pixel sampling time to output is fixed. When the sampling time is changed by adjusting the phase register, the output timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing relationship among the signals is maintained. See the Timing Diagrams section for more information.

#### **POWER SUPPLY**

## V<sub>D</sub>—Main Power Supply

These pins supply power to the main elements of the circuit. They should be as quiet as possible.

# V<sub>DD</sub>—Digital Output Power Supply

A large number of output pins (up to 25) switching at high speed (up to 140 MHz) generates a lot of power supply transients. These supply pins are identified separately from the  $V_{\rm D}$  pins, so special care must be taken to minimize output noise transferred into the sensitive analog circuitry.

If the AD9882A is interfacing with lower voltage logic,  $V_{\rm DD}$  can be connected to a lower supply voltage (as low as 2.2 V) for compatibility.

# PV<sub>D</sub>—Clock Generator Power Supply

The most sensitive portion of the AD9882A is the clock generation circuitry. These pins provide power to the clock PLL and help the user design for optimal performance. The designer should provide noise-free power to these pins.

### GND-Ground

The ground return for all circuitry on-chip. It is recommended that the AD9882A be assembled on a single solid ground plane, with careful attention to ground current paths.

**Table 6. Interface Selection Controls** 

AIO (0xF Bit 2)	Analog Interface Detect	Digital Interface Detect	AIS (0x0F, Bit 1)	Active Interface	Description
1	Х	Х	0	Analog	Force the analog interface active.
			1	Digital	Force the digital interface active.
0	0	X	None	Neither interface was detected.	Both interfaces are powered down.
	0	1	Х	Digital	The digital interface was detected. Power down the analog interface.
	1	0	Х	Analog	The analog interface was detected. Power down the digital interface.
	1	1	0	Analog	Both interfaces were detected. The analog interface gets priority.
			1	Digital	Both interfaces were detected. The digital interface gets priority.

Table 7. Power-Down Modes, 4:2:2 and 4:4:4 Format Descriptions

Mode	Power- Down <sup>1</sup>	Analog Interface Detect <sup>2</sup>	Digital Interface Detect <sup>3</sup>	Active Interface Override	Active Interface Select	4:2:2 Formatting	Data Sheet Signals Powered On
Soft Power-Down (Seek Mode)	1	0	0	0	X	X	Serial bus, digital interface clock detect, analog interface clock detect, SOG
Digital Interface On	1	0	1	0	Х	X	Serial bus; digital interface and analog interface activity detect; SOG, band gap reference; red, green, and blue outputs
Analog Interface On 4:4:4 Format	1	1	0	0	X	0	Serial bus; analog interface and digital interface clock detect; SOG, band gap reference; red, green, and blue outputs
Analog Interface On 4:2:2 Format	1	1	0	0	X	1	Serial bus; analog interface and digital interface clock detect; SOG, band gap reference; red and green outputs only
Serial Bus Arbitrated Interface	1	1	1	1	0	0	Same as the analog interface in 4:4:4 mode
Serial Bus Arbitrated Interface	1	1	1	1	0	1	Same as the analog interface in 4:2:2 mode
Serial Bus Arbitrated Interface	1	1	1	1	1	Х	Same as digital interface mode
Override to Analog Interface	1	1	X	1	0	0	Same as the analog interface 4:4:4 mode
Override to Analog Interface	1	1	Х	1	0	1	Same as the analog interface 4:2:2 mode
Override to Digital Interface	1	X	1	1	1	Х	Same as digital interface mode
Absolute Power- Down	0	X	X	X	Х	Х	Serial bus

Power-down is controlled via Bit 1 in Serial Bus Register 0x14.
 Analog interface detect is determined by OR'ing Bits 7, 6, and 5 in Serial Bus Register 0x15.
 Digital interface detect is determined by Bit 4 in Serial Bus Register 0x15.

# THEORY OF OPERATION: INTERFACE DETECTION

# **ACTIVE INTERFACE DETECTION AND SELECTION**

The AD9882A includes circuitry to detect whether an interface is active or not (see Table 6).

For detecting the analog interface, the circuitry monitors the presence of Hsync, Vsync, and sync-on-green. The result of the detection circuitry can be read from the 2-wire serial interface bus at Address 0x15, Bits 7, 5, and 6, respectively. If one of these sync signals disappears, the maximum time it takes for the circuitry to detect it is 100 ms.

For detecting the digital interface, there are two stages of detection. The first stage searches for the presence of the digital interface clock. The circuitry for detecting the digital interface clock is active even when the digital interface is powered down. The result of this detection stage can be read from the 2-wire serial interface bus at Address 0x15, Bit 4. If the clock disappears, the maximum time it takes for the circuitry to detect it is 100 ms. Once a digital interface clock is detected, the digital interface is powered up and the second stage of detection begins. During the second stage, the circuitry searches for 32 consecutive DEs. Once 32 DEs are found, the detection process is complete.

There is an override for the automatic interface selection. It is the AIO (Active Interface Override) bit, Register 0x0F, Bit 2. When the AIO bit is set to Logic 0, the automatic circuitry is used. When the AIO bit is set to Logic 1, the AIS (Active Interface Select) bit (Register 0x0F, Bit 1) is used to determine the active interface rather than the automatic circuitry.

# **POWER MANAGEMENT**

The AD9882A is a dual interface device with shared outputs. Only one interface can be used at a time. For this reason, the chip automatically powers down the unused interface. When the analog interface is being used, most of the digital interface circuitry is powered down, and vice versa. This helps to minimize the AD9882A total power dissipation. In addition, if neither interface has activity on it, the chip powers down both interfaces. The AD9882A uses the activity detect circuits, the active interface bits in Serial Register 0x15, the active interface override bits in Register 0x0F, Bits 2 and 1, and the power-down bit in Register 0x14, Bit 1, to determine the correct power state. In a given power mode, not all circuitry in the inactive interface is powered down completely.

When the digital interface is active, the band gap reference Hsync, Vsync, and SOG detect circuitry remain powered-up. When the analog interface is active, the digital interface clock detect circuit is not powered-down. Table 7 summarizes how the AD9882A determines which power mode to be in and which circuitry is powered on/off in each of these modes. The power-down command has priority, then the active interface override, and then the automatic circuitry.

# THEORY OF OPERATION AND DESIGN GUIDE: ANALOG INTERFACE

## **GENERAL DESCRIPTION**

The AD9882A is a fully integrated solution for capturing analog RGB signals and digitizing them for display on flat panel monitors or projectors. The device is ideal for implementing a computer interface for HDTV monitors or as the front end to high performance video scan converters.

Implemented in a high performance CMOS process, the interface can capture signals with pixel rates of up to 140 MHz.

The AD9882A includes all necessary input buffering, signal dc restoration (clamping), offset and gain (brightness and contrast) adjustment, pixel clock generation, sampling phase control, and output data formatting. All controls are programmable via a 2-wire serial interface. Full integration of these sensitive analog functions makes the system design straightforward and less sensitive to the physical and electrical environment.

With a typical power dissipation of only 875 mW and an operating temperature range of 0°C to 70°C, the device requires no special environmental considerations.

# **INPUT SIGNAL HANDLING**

The AD9882A has three high impedance analog input pins for the red, green, and blue channels. They will accommodate signals ranging from  $0.5~\rm V$  to  $1.0~\rm V$  p-p.

Signals are typically brought onto the interface board via a DVI-I connector, a 15-pin D connector, or BNC connectors. The AD9882A should be located as close as practical to the input connector. Signals should be routed via matchedimpedance traces (normally 75  $\Omega$ ) to the IC input pins.

At that point, the signal should be resistively terminated (75  $\Omega$  to the signal ground return) and capacitively coupled to the AD9882A inputs through 47 nF capacitors. These capacitors form part of the dc restoration circuit (see Figure 9).

In an ideal world of perfectly matched impedances, the best performance can be obtained with the widest possible signal bandwidth. The wide bandwidth inputs of the AD9882A (300 MHz) can track the input signal continuously as it moves from one pixel level to the next and digitize the pixel during a long, flat pixel time. In many systems, however, there are mismatches, reflections, and noise, which can result in excessive ringing and distortion of the input waveform. This makes it more difficult to establish a sampling phase that provides good image quality. It has been shown that a small inductor in series with the input is effective in rolling off the input bandwidth slightly and providing a high quality signal over a wider range of conditions. Using a Fair-Rite #2508051217Z0 high speed signal chip bead inductor in the circuit of Figure 9 gives good results in most applications.




Figure 3. Analog Input Interface Circuit

# **HSYNC AND VSYNC INPUTS**

The AD9882A receives a horizontal sync signal and uses it to generate the pixel clock and clamp timing. This can be either a sync signal directly from the graphics source or a preprocessed TTL or CMOS level signal.

The Hsync input includes a Schmitt trigger buffer and is capable of handling signals with long rise times, with superior noise immunity. In typical PC-based graphic systems, the sync signals are simply TTL level drivers, feeding unshielded wires in the monitor cable. As such, no termination is required.

#### **SERIAL CONTROL PORT**

The serial control port is designed for 3.3 V logic. If there are 5 V drivers on the bus, these pins should be protected with 150  $\Omega$  series resistors placed between the pull-up resistors and the input pins.

# **OUTPUT SIGNAL HANDLING**

The digital outputs are designed and specified to operate from a 3.3 V power supply ( $V_{DD}$ ). They can also work with a  $V_{DD}$  as low as 2.5 V for compatibility with other 2.5 V logic.

# CLAMPING RGB Clamping

To properly digitize the incoming signal, the dc offset of the input must be adjusted to fit the range of the on-board ADCs.

Most graphics systems produce RGB signals with black at ground and white at approximately 0.75 V. However, if sync signals are embedded in the graphics, the sync tip is often at ground, and black is at 300 mV; white will be approximately 1.0 V. Some common RGB line amplifier boxes use emitterfollower buffers to split signals and increase drive capability. This introduces a 700 mV dc offset to the signal, which is removed by clamping for proper capture by the AD9882A.

The key to clamping is to identify a portion (time) of the signal when the graphics system is known to be producing black. Originating from CRT displays, the electron beam is blanked by sending a black level during horizontal retrace to prevent disturbing the image. Most graphics systems maintain this format of sending a black level between active video lines.

An offset is then introduced, which results in the ADC producing a black output (Code 0x00) when the known black input is present. The offset then remains in place when other signal levels are processed, and the entire signal is shifted to eliminate offset errors.

In systems with embedded sync, a blacker-than-black signal (Hsync) is produced briefly to signal the CRT that it is time to begin a retrace. For obvious reasons, it is important to avoid clamping on the tip of Hsync. Fortunately, there is virtually always a period following Hsync called the back porch, in which a good black reference is provided. This is the time when clamping should be done.

The clamp timing is established by the AD9882A internal clamp timing generator. The clamp placement register (0x05) is programmed with the number of pixel times that should pass after the trailing edge of Hsync before clamping starts. A second register (clamp duration, 0x06) sets the duration of the clamp.

These are both 8-bit values, providing considerable flexibility in clamp generation. The clamp timing is referenced to the trailing edge of Hsync, because the back porch (black reference) always follows Hsync. A good starting point for establishing clamping is to set the clamp placement to 0x08 (providing eight pixel periods for the graphics signal to stabilize after sync) and set the clamp duration to 0x14 (giving the clamp 20 pixel periods to reestablish the black reference).

The value of the external input coupling capacitor affects the performance of the clamp. If the value is too small, there can be an amplitude change during a horizontal line time (between clamping intervals). If the capacitor is too large, then it takes excessively long for the clamp to recover from a large change in incoming signal offset. The recommended value (47 nF) results in recovery from a step error of 100 mV to within one-half LSB in 30 lines, using a clamp duration of 20 pixel periods on a 75 Hz SXGA signal.

# YUV Clamping

YUV signals are slightly different from RGB signals in that the dc reference level (black level in RGB signals) is at the midpoint of the U and V video. For these signals, it might be necessary to clamp to the midscale range of the ADC range (0x80) rather than the bottom of the ADC range (0x00).

Clamping to midscale rather than ground can be accomplished by setting the clamp select bits in the serial bus register. Each of the three converters has its own selection bit, so that they can be clamped to either midscale or ground independently. These bits are located in Register 0x11 and are Bits 4 to 6. The midscale reference voltage that each ADC clamps to is provided on the MIDBYPASS pin (Pin 74). This pin should be bypassed to ground with a 0.1  $\mu F$  capacitor (even if midscale clamping is not required).

### **GAIN AND OFFSET CONTROL**

The AD9882A can accommodate input signals with inputs ranging from  $0.5~\rm V$  to  $1.0~\rm V$  full scale. The full-scale range is set in three 8-bit registers (red gain, green gain, and blue gain).

A code of 0 establishes a minimum input range of 0.5 V; a code of 255 corresponds with the maximum range of 1.0 V. Note that increasing the gain setting results in an image with less contrast.

The offset control shifts the entire input range, resulting in a change in image brightness. Three 7-bit registers (red offset, green offset, and blue offset) provide independent settings for each channel.

The offset controls provide a  $\pm 63$  LSB adjustment range. This range is connected with the full-scale range, so if the input range is doubled (from 0.5 V to 1.0 V), the offset step size is also doubled (from 2 mV per step to 4 mV per step).

Figure 4 illustrates the interaction of gain and offset controls. The magnitude of an LSB in offset adjustment is proportional to the full-scale range, so changing the full-scale range also changes the offset. The change is minimal if the offset setting is near midscale. When changing the offset, the full-scale range is not affected, but the full-scale level is shifted by the same amount as the zero-scale level.




Figure 4. Gain and Offset Control

# **SYNC-ON-GREEN (SOG)**

The sync-on-green input operates in two steps. First, it sets a baseline clamp level off of the incoming video signal with a negative peak detector. Second, it sets the sync trigger level (nominally 150 mV above the negative peak). The exact trigger level is variable and can be programmed via Register 0x0F, Bits 7 to 3. The sync-on-green input must be ac-coupled to the green analog input through its own capacitor as shown in Figure 5. The value of the capacitor must be 1 nF  $\pm$ 20%. If sync-on-green is not used, this connection is not required and SOGIN should be left unconnected. Note that the sync-on-green signal is always negative polarity. See the Sync Processing Engine section for further information.




Figure 5. Typical Clamp Configuration

# **CLOCK GENERATION**

A phase-locked loop (PLL) is employed to generate the pixel clock. The Hsync input provides a reference frequency for the PLL. A voltage controlled oscillator (VCO) generates a much higher pixel clock frequency. This pixel clock is divided by the PLL divide value (Registers 0x01 and 0x02) and phase compared with the Hsync input. Any error is used to shift the VCO frequency and maintain lock between the two signals.

The stability of this clock is a very important element in providing the clearest and most stable image. During each pixel time, there is a period during which the signal is slewing from the old pixel amplitude and settling at its new value. Then there is a time when the input voltage is stable, before the signal must slew to a new value (Figure 6). The ratio of the slewing time to the stable time is a function of the bandwidth of the graphics DAC and the bandwidth of the transmission system (cable and termination). It is also a function of the overall pixel rate. Clearly, if the dynamic characteristics of the system remain fixed, then the slewing and settling time is likewise fixed. This time must be subtracted from the total pixel period, leaving the stable period. At higher pixel frequencies, the total cycle time is shorter, and the stable pixel time becomes shorter as well.




Figure 6. Pixel Sampling Times

Any jitter in the clock reduces the precision with which the sampling time can be determined and must also be subtracted from the stable pixel time.

Considerable care has been taken in the design of the AD9882A's clock generation circuit to minimize jitter. As indicated in Figure 7, the clock jitter of the AD9882A is less than 6% of the total pixel time in all operating modes, making negligible the reduction in the valid sampling time due to jitter.




Figure 7. Pixel Clock Jitter vs. Frequency

The PLL characteristics are determined by the loop filter design, the PLL charge pump current, and the VCO range setting. The loop filter design is illustrated in Figure 8. Recommended settings of VCO range and charge pump current for VESA standard display modes are listed in Table 10.




Figure 8. PLL Loop Filter Detail

Four programmable registers are provided to optimize the performance of the PLL. These registers are

- 1. The 12-bit divisor register (Registers 0x01 and 0x02). The input Hsync frequencies range from 15 kHz to 110 kHz. The PLL multiplies the frequency of the Hsync signal, producing pixel clock frequencies in the range of 12 MHz to 140 MHz. The divisor register controls the exact multiplication factor. This register can be set to any value between 221 and 4095. The divide ratio that is actually used is the programmed divide ratio plus one.
- 2. The 2-bit VCO range register (Register 0x03, Bits 6 and 7). To improve the noise performance of the AD9882A, the VCO operating frequency range is divided into three overlapping regions. The VCO range register sets this operating range. The frequency ranges for the lowest and highest regions are shown in Table 8.
- 3. The 3-bit charge pump current register (Register 0x03, Bits 3 to 5). This register allows the current that drives the low-pass loop filter to be varied. The possible current values are listed in Table 9.
- 4. The 5-bit Phase Adjust Register (Register 0x04, Bits 3 to 7). The phase of the generated sampling clock can be shifted to locate an optimum sampling point within a clock cycle. The phase adjust register provides 32 phase-shift steps of 11.25° each. The Hsync signal with an identical phase shift is available through the HSOUT pin.

**Table 8. VCO Frequency Ranges** 

PV1	PV0	Pixel Clock Range (MHz)		
0	0	12–41		
0	1	41–82		
1	0	82–140		

Table 9. Charge Pump Current/Control Bits

lp2	lp1	lp0	Current (μA)
0	0	0	50
0	0	1	100
0	1	0	150
0	1	1	250
1	0	0	350
1	0	1	500
1	1	0	750
1	1	1	1500

The coast function allows the PLL to continue to run at the same frequency, in the absence of the incoming Hsync signal or during disturbances in Hsync (such as equalization pulses). This can be used during the vertical sync period, or any other time that the Hsync signal is unavailable. Also, the polarity of the Hsync signal can be set through the Hsync polarity bit (Register 0x10, Bit 6). If not using automatic polarity detection, the Hsync polarity bit should be set to match the polarity of the Hsync input signal.

Table 10. Recommended VCO Range and Charge Pump Current Settings for Standard Display Formats

Standard	Refresh Resolution	Horizontal Rate (Hz)	Frequency (kHz)	Pixel Rate (MHz)	VCORNGE	CURRENT
VGA	640 × 480	60	31.500	25.175	00	101
		72	37.700	31.500	00	101
		75	37.500	31.500	00	101
		85	43.300	36.000	00	110
SVGA	800 × 600	56	35.100	36.000	00	101
		60	37.900	40.000	00	110
		72	48.100	50.000	01	101
		75	46.900	49.500	01	101
		85	53.700	56.250	01	101
XGA	1024 × 768	60	48.400	65.000	01	101
		70	56.500	75.000	01	110
		75	60.000	78.750	01	110
		80	64.000	85.500	10	101
		85	68.300	94.500	10	101
SXGA	1280 × 1024	60	64.000	108.000	10	101
		75	80.000	135.000	10	110
TV Modes	480i	60	15.750	13.500	00	001
	480p	60	31.470	27.000	00	100
	720p	60	45.000	74.500	01	101
	1080i	60	33.750	74.500	01	101

# TIMING: ANALOG INTERFACE

The following timing diagrams show the operation of the AD9882A. The output data clock signal is created so that its rising edge always occurs between data transitions and can be used to latch the output data externally.




Figure 9. Output Timing

# **Hsync Timing**

Horizontal sync (Hsync) is processed in the AD9882A to eliminate ambiguity in the timing of the leading edge with respect to the phase-delayed pixel clock and data. The Hsync input is used as a reference to generate the pixel sampling clock. The sampling phase can be adjusted, with respect to Hsync, through a full 360° in 32 steps via the phase adjust register (Register 0x04) to optimize the pixel sampling time. Display systems use Hsync to align memory and display write cycles, so it is important to have a stable timing relationship between Hsync output (HSOUT) and data clock (DATACK).

Three things happen to horizontal sync in the AD9882A. First, the polarity of Hsync input is determined and therefore has a known output polarity. The known output polarity can be programmed either active high or active low (Register 0x10, Bit 5). Second, HSOUT is aligned with DATACK and data outputs. Third, the duration of HSOUT (in pixel clocks) is set via Register 0x07. HSOUT is the sync signal that should be used to drive the rest of the display system.

# **Coast Timing**

In most computer systems, the Hsync signal is provided continuously on a dedicated wire. In these systems, the coast function is unnecessary and should be disabled using Register 0x11, Bits 1 to 3.

In some systems, however, Hsync is disturbed during the vertical sync period (Vsync). In other cases, Hsync pulses disappear. In other systems, such as those that employ composite sync (Csync) signals or embedded sync-on-green (SOG), Hsync includes equalization pulses or other distortions during Vsync. To avoid upsetting the clock generator during Vsync, it is important to ignore these distortions. If the pixel clock PLL sees extraneous pulses, it attempts to lock to this new frequency and has changed frequency by the end of the Vsync period. It then takes a few lines of correct Hsync timing to recover at the beginning of a new frame, resulting in a tearing of the image at the top of the display.

The coast function is provided to eliminate this problem. It is an internally generated signal, created by the sync processing engine that disables the PLL input and allows the clock to freerun at its then-current frequency. The PLL can free-run for several lines without significant frequency drift.

# **TIMING DIAGRAMS**




Figure 10. 4:4:4 Mode (for RGB and YPbPr)




Figure 11. 4:4:2 Mode (for YPbPr Only)

# THEORY OF OPERATION: DIGITAL INTERFACE

Table 11. Digital Interface Pin List

Pin Type	Mnemonic	Function	Value	Pin Number
Digital Video Data	R <sub>X0+</sub>	Digital input Channel 0 true		33
Inputs	R <sub>X0-</sub>	Digital input Channel 0 complement		32
	R <sub>X1+</sub>	Digital input Channel 1 true		36
	$R_{X1-}$	Digital input Channel 1 complement		35
	R <sub>X2+</sub>	Digital input Channel 2 true		39
	R <sub>X2-</sub>	Digital input Channel 2 Complement		38
Digital Video Clock	R <sub>XC+</sub>	Digital data clock true		41
Inputs	R <sub>XC-</sub>	Digital data clock complement		42
Termination Control	R <sub>TERM</sub>	Control pin for setting the internal termination resistance		28
Outputs	DE	Data enable	3.3 V CMOS	86
	HSOUT	Hsync output	3.3 V CMOS	88
	VSOUT	Vsync output	3.3 V CMOS	87
	CTL0, CTL1, CTL2, CTL3	Decoded control bit outputs	3.3 V CMOS	22-25
HDCP	DDCSCL	HDCP slave serial port data clock	3.3 V CMOS	53
	DDCSDA	HDCP slave serial port data I/O	3.3 V CMOS	54
	MCL	HDCP master serial port data clock	3.3 V CMOS	81
	MDA	HDCP master serial port data I/O	3.3 V CMOS	82
Power Supply	V <sub>D</sub>	Main power supply	3.15 V to 3.45 V	
	$PV_D$	PLL power Supply	3.15 V to 3.45 V	
	$V_{DD}$	Output power supply	2.2 V to 3.6 V	
	GND	Ground supply	0 V	

# DIGITAL INTERFACE PIN DESCRIPTIONS Digital Data Inputs

R<sub>X0+</sub> Positive Differential Input Data (Channel 0)

R<sub>X0-</sub> Negative Differential Input Data (Channel 0)

R<sub>X1+</sub> Positive Differential Input Data (Channel 1)

R<sub>X1-</sub> Negative Differential Input Data (Channel 1)

 $R_{X2+}$  Positive Differential Input Data (Channel 2)

R<sub>X2-</sub> Negative Differential Input Data (Channel 2)

These six pins receive three pairs of differential, low voltage swing input pixel data from a DVI transmitter.

# **Digital Clock Inputs**

R<sub>XC+</sub> Positive Differential Input Clock

R<sub>XC</sub>- Negative Differential Input Clock

These two pins receive the differential, low voltage swing input pixel clock from a DVI transmitter.

### **Termination Control**

#### R<sub>TERM</sub>—Internal Termination Set Pin

This pin is used to set the termination resistance for all of the digital interface high speed inputs. To set, place a resistor of value equal to  $10\times$  the desired input termination resistance between this pin (Pin 28) and ground supply. Typically, the value of this resistor should be  $500~\Omega$ .

# Outputs

# **DE**—Data Enable Output

This pin outputs the state of data enable (DE). The AD9882A decodes DE from the incoming stream of data. The DE signal is high during active video and is low while there is no active video.

### DDCSCL—HDCP Slave Serial Port Data Clock

Used for communicating with the HDCP-enabled DVI transmitter.

### DDCSDA—HDCP Slave Serial Port I/O

For use in communicating with the HDCP-enabled DVI transmitter.

#### MCL—HDCP Master Serial Port Data Clock

Connects to the EEPROM for reading the encrypted HDCP keys.

### MDA—HDCP Master Serial Port Data I/O

Connects to the EEPROM for reading the encrypted HDCP keys.

# CTL—Digital Control Outputs

These pins output the control signals for the red and green channels. CTL0 and CTL1 correspond to the red channel's input, while CTL2 and CTL3 correspond to the green channel's input.

# **Power Supply**

## V<sub>D</sub>—Main Power Supply

It should be as quiet as possible.

### PV<sub>D</sub>—PLL Power Supply

It should be as quiet as possible.

# V<sub>DD</sub>—Outputs Power Supply

The power for the data and clock outputs. It can run at  $3.3~\mathrm{V}$  or  $2.5~\mathrm{V}$ .

#### GND-Ground

The ground return for all circuitry on the device. It is recommended that the application circuit board have a single, solid ground plane.

### **CAPTURING THE ENCODED DATA**

The first step in recovering the encoded data is to capture the raw data. To accomplish this, the AD9882A employs a high speed phase-locked loop (PLL) to generate clocks capable of over sampling the data at the correct frequency. The data capture circuitry continuously monitors the incoming data during horizontal and vertical blanking times (when DE is low) and selects the best sampling phase for each data channel independently. The phase information is stored and used until the next blanking period (one video line).

#### **DATA FRAMES**

The digital interface data is captured in groups of 10 bits each, which are called data frames. During the active data period, each frame is made up of the nine encoded video data bits and one dc-balancing bit. The data capture block receives this data serially but outputs each frame in parallel 10-bit words.

# **SPECIAL CHARACTERS**

During periods of horizontal or vertical blanking time (when DE is low), the digital transmitter transmits special characters.

The AD9882A receives these characters and uses them to set the video frame boundaries and the phase recovery loop for each channel. There are four special characters that can be received. They are used to identify the top, bottom, left side, and right side of each video frame. The data receiver can differentiate these special characters from active data because the special characters have a different number of transitions per data frame.

# **CHANNEL RESYNCHRONIZATION**

The purpose of the channel resynchronization block is to resynchronize the three data channels to a single internal data clock. Coming into this block, all three data channels can be on different phases of the 3× oversampling PLL clock (0°, 120°, and 240°). This block can resynchronize the channels from a worst-case skew of one full input period (8.93 ns at 112 MHz).

### **DATA DECODER**

The data decoder receives frames of data and sync signals from the data capture block (in 10-bit parallel words) and decodes them into groups of eight RGB bits, two control bits, and a data enable bit (DE).

# **HDCP**

The AD9882A contains all the circuitry necessary for decryption of a high bandwidth digital content protection encoded DVI video stream. A typical HDCP implementation is shown in Figure 12. Several features of the AD9882A make this possible and add functionality to ease the implementation of HDCP.

The basic components of HDCP are included in the AD9882A. A slave serial bus connects to the DDC clock and DDC data pins on the DVI connector to allow the HDCP-enabled DVI transmitter to coordinate the HDCP algorithm with the AD9882A. A second serial port (MDA/MCL) allows the AD9882A to read the HDCP keys and key selection vector (KSV) stored in an external serial EEPROM. When transmitting encrypted video, the DVI transmitter enables HDCP through the DDC port. The AD9882A then decodes the DVI stream using information provided by the transmitter, HDCP keys, and KSV.

The AD9882A allows the MDA and MCL pins to be three-stated using the MDA/MCL three-state bit (Register 0x1B, Bit 7) in the configuration registers. The three-state feature allows the EEPROM to be programmed in-circuit. The MDA/MCL port must be three-stated before attempting to program the EEPROM using an external master. The keys will be stored in an I<sup>2</sup>C\* compatible 3.3 V serial EEPROM of at least 512 bytes in size. The EEPROM should have a device address of 0xA0.

Proprietary software licensed from Analog Devices encrypts the keys and creates properly formatted EEPROM images for use in a production environment. Encrypting the keys helps maintain the confidentiality of the HDCP keys as required by the HDCP v. 1.0 specification. The AD9882A includes hardware for decrypting the keys in the external EEPROM.

ADI provides a royalty-free license for the proprietary software needed by customers to encrypt the keys between the AD9882A and the EEPROM only after customers provide evidence of a completed HDCP adopter's license agreement and sign ADI's software license agreement. The adopter's license agreement is maintained by Digital Content Protection, LLC, and can be downloaded from www.digital-cp.com. To obtain ADI's software license agreement, contact the Display Electronics Product Line directly by sending an email to flatpanel\_apps@analog.com.




Figure 12. HDCP Implementation Using the AD9882A

# **GENERAL TIMING DIAGRAMS: DIGITAL INTERFACE**




Figure 13. Digital Output Rise and Fall Times




Figure 15. Channel-to-Channel Skew Timing




Figure 14. Clock Cycle High/Low Times

# **TIMING MODE DIAGRAMS: DIGITAL INTERFACE**




Figure 16. DVI CLK Invert = 1 (Register 14, Bit 4)




Figure 17. DVI CLK Invert = 0 (Register 14, Bit 4)

# 2-WIRE SERIAL REGISTER MAP

The AD9882A is initialized and controlled by a set of registers that determines the operating modes. An external controller is employed to write and read the control registers through the 2-wire serial interface port.

Table 12. Control Register Map

Hexadecimal Address	Read and Write or Read Only	Bit	Default Value	Register Name	Function	
0x00	RO	7–0		Chip Revisions	An 8-bit register that represents the silicon level.	
0x01	R/W	7–0	0110 1001	PLL Div MSB	This register is for Bits [11:4] of the PLL divider. Larger values mean the PLL operates at a faster rate. This register should be loaded first whenever a change is needed. (This will give the Pl more time to lock.)1	
0x02	R/W	7–4	1101 ****	PLL Div LSB	Bits [3:0] LSBs of the PLL divider word. Links to PLL MSB to make a 12-bit register. <sup>1</sup>	
0x03	R/W	7–6	01** ****	VCO Range	Selects VCO frequency range.	
		5–3	**00 1***	Charge Pump	Varies the current that drives the PLL loop filter.	
0x04	R/W	7–3	1000 0***	Phase Adjust	ADC clock phase adjustment. Larger values mean more delay (1 LSB = T/32).	
0x05	R/W	7–0	0000 1000	Clamp Placement	Places the clamp signal an integer number of clock periods after the trailing edge of Hsync.	
0x06	R/W	7–0	0001 0100	Clamp Duration	Number of clock periods that the clamp signal is actively clamping.	
0x07	R/W	7–0	0010 0000	Hsync Output Pulse Width	Sets the number of pixel clocks that HSOUT will remain active.	
0x08	R/W	7–0	1000 0000	Red Gain	Controls the ADC input range (contrast) of the red channel. Larger values give less contrast.	
0x09	R/W	7–0	1000 0000	Green Gain	Controls the ADC input range (contrast) of the green channel.  Larger values give less contrast.	
0x0A	R/W	7–0	1000 0000	Blue Gain	Controls the ADC input range (contrast) of the blue channel. Larger values give less contrast.	
0x0B	R/W	7–1	1000 000*	Red Offset	Controls the dc offset (brightness) of the red channel. Larger values decrease brightness.	
0x0C	R/W	7–1	1000 000*	Green Offset	Controls the dc offset (brightness) of the green channel. Larger values decrease brightness.	
0x0D	R/W	7–1	1000 000*	Blue Offset	Controls the dc offset (brightness) of the blue channel. Larger values decrease brightness.	
0x0E	R/W	7–0	0010 0000	Sync Separator Threshold	Sets how many pixel clocks to count before toggling high or low. This should be set to some number greater than the maximum Hsync or equalization pulsewidth.	
0x0F	R/W	7–3	0111 1***	Sync-on-Green Threshold	Sets the voltage level of the sync-on-green slicer's comparator.	
		2	**** *0**	Active Interface Override	0 = No override. 1 = User overrides, interface set by 0x0F, Bit 1.	
		1	**** **0*	Active Interface Select	0 = Analog interface active.	
					1 = Digital interface active.	
					This interface is selected only if Register 0x0F, Bit 2 is set to 1, or if both interfaces are active.	
0x10	R/W	7	0*** ***	Hsync Polarity Override	0 = Polarity determined by chip. 1 = Polarity set by 0x10, Bit 6.	
		6	*1** ***	Input Hsync Polarity	0 = Active low polarity.	
					1 = Active high polarity.	
		5	**0* ****	Output Hsync Polarity	0 = Active high sync signal. 1 = Active low sync signal.	

	Read and		Defects		
Hexadecimal Address	Write or Read Only	Bit	Default Value	Register Name	Function
7100100		4	***0 ****	Active Hsync	0 = No override.
				Override	1 = User overrides, analog Hsync set by 0x10, Bit 3.
		3	**** 0***	Active Hsync Select	0 = Analog Hsync from the Hsync input pin. 1 = Analog Hsync from SOG. This bit is used if Register 0x10, Bit 4 is set to 1 or if both syncs are active.
		2	**** *0**	Output Vsync Polarity	0 = Invert. 1 = Not inverted.
		1	**** **0*	Active Vsync Override	0 = No override. 1 = User overrides, analog Vsync set by 0x10, Bit 0.
		0	**** ***0	Active Vsync Select	0 = Analog Vsync from the Vsync input pin. 1 = Analog Vsync from sync separator.
0x11	R/W	7	0*** ***	Clamp Function	0 = Clamping with internal clamp. 1 = Clamping disabled.
		6	*0** ***	Red Clamp Select	0 = Clamp to ground. 1 = Clamp to midscale for red channel.
		5	**0* ****	Green Clamp Select	0 = Clamp to ground. 1 = Clamp to midscale for green channel.
		4	***0 ****	Blue Clamp Select	0 = Clamp to ground. 1 = Clamp to midscale for blue channel.
		3	**** 1***	Coast Select	0 = Disabled coast. 1 = Coasting with internally generated coast signal.
		2	**** *0**	Coast Polarity Override	0 = Coast polarity determined by the chip. 1 = Coast polarity set by 0x11, Bit 1. This bit must be set to 1 to disable coast.
		1	**** **1*	Input Coast Polarity	0 = Active low coast signal. 1 = Active high coast signal. This bit must be set to 1 to disable coast.
0x12	R/W	7–0	0000 0000	Precoast	Number of Hsync periods that coast goes active prior to Vsync.
0x13	R/W	7–0	0000 0000	Postcoast	Number of Hsync periods before coast goes inactive following Vsync.
0x14	R/W	7–6	11** ****	Output Drive Select	Selects among high, medium, and low output drive strength.
		5	**1* ****	Programmable Bandwidth	0 = Low bandwidth of 10 MHz. 1 = High bandwidth of 300 MHz.
		4	***0 ****	DVI Clock Invert	0 = DVI data clock output not inverted. 1 = DVI data clock output inverted.
		3	**** 0***	DVI PDO Three-	For digital interface only.  0 = Normal outputs.
		2	**** *0**	State HDCP Address	1 = High impedance outputs. Address Bit 0 = 0 for HDCP slave port.
					Address Bit 1 = 1 for HDCP slave port.
		1	**** **1* **** ***0	Power-Down	0 = Full chip power-down.
		0	***************************************	Enable 4:2:2	0 = 4:4:4 mode. 1 = 4:2:2 mode.
0x15	RO	7		Analog Hsync Active	0 = Hsync not detected. 1 = Hsync detected.
		6		Analog SOG Active	0 = Sync signal not detected on green channel. 1 = Sync signal detected on green channel.
		5		Analog Vsync Active	0 = Vsync not detected. 1 = Vsync detected.
		4		DVI Active	0 = Digital interface clock not detected. 1 = Digital interface clock detected.
		3		Active Interface	0 = Analog interface active. 1 = DVI interface active.