## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# CCD Signal Processors with Precision Timing"' Generator AD9891/AD9895 

## FEATURES

AD9891: 10-Bit 20 MHz Version
AD9895: 12-Bit 30 MHz Version
Correlated Double Sampler (CDS)
$4 \pm 6 \mathrm{~dB}$ Pixel Gain Amplifier ( $\mathrm{Px}_{\mathrm{G}}{ }^{\circledR}$ )
2 dB to 36 dB 10-Bit Variable Gain Amplifier (VGA)
10-Bit 20 MHz A/D Converter (AD9891)
12-Bit 30 MHz A/D Converter (AD9895)
Black Level Clamp with Variable Level Control
Complete On-Chip Timing Generator
Precision Timing Core with 1 ns Resolution
On-Chip 5 V Horizontal and RG Drivers
2-Phase and 4-Phase H-Clock Modes
4-Phase Vertical Transfer Clocks
Electronic and Mechanical Shutter Modes
On-Chip Driver for External Crystal
On-Chip Sync Generator with External Sync Option 64-Lead CSPBGA Package

## APPLICATIONS

Digital Still Cameras
Digital Video Camcorders
Industrial Imaging

## PRODUCT DESCRIPTION

The AD9891 and AD9895 are highly integrated CCD signal processors for digital still camera applications. Both include a complete analog front end with A/D conversion combined with a full-function programmable timing generator. A Precision Timing core allows adjustment of high speed clocks with 1 ns resolution at 20 MHz operation and 700 ps resolution at 30 MHz operation.

The AD9891 is specified at pixel rates of up to 20 MHz , and the AD9895 is specified at 30 MHz . The analog front end includes black level clamping, CDS, PxGA, VGA, and a 10 -Bit or $12-\mathrm{Bit} \mathrm{A} / \mathrm{D}$ converter. The timing generator provides all the necessary CCD clocks: RG, H-clocks, V-clocks, sensor gate pulses, substrate clock, and substrate bias control. Operation is programmed using a 3 -wire serial interface.

Packaged in a space-saving 64-lead CSPBGA, the AD9891 and AD9895 are specified over an operating temperature range of $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


PxGA is a registered trademark and Precision Timing is a trademark of Analog Devices, Inc.
REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

## AD9891/AD9895

## TABLE OF CONTENTS

SPECIFICATIONS ..... 3
DIGITAL SPECIFICATIONS ..... 3
AD9891 ANALOG SPECIFICATIONS ..... 4
AD9895 ANALOG SPECIFICATIONS ..... 5
TIMING SPECIFICATIONS ..... 6
PACKAGE THERMAL CHARACTERISTICS ..... 6
ABSOLUTE MAXIMUM RATINGS ..... 6
ORDERING GUIDE ..... 6
PIN CONFIGURATION-AD9891 ..... 7
PIN FUNCTION DESCRIPTIONS-AD9891 ..... 7
PIN CONFIGURATION-AD9895 ..... 8
PIN FUNCTION DESCRIPTIONS-AD98958
SPECIFICATION DEFINITIONS ..... 9
EQUIVALENT CIRCUITS ..... 9
TYPICAL PERFORMANCE CHARACTERISTICS ..... 10
SYSTEM OVERVIEW ..... 11
Typical System Block Diagram ..... 11
PRECISION TIMING HIGH SPEED TIMING GENERATION ..... 12
Timing Resolution ..... 12
High Speed Clock Programmability ..... 12
H-Driver and RG Outputs ..... 13
Digital Data Outputs ..... 13
HORIZONTAL CLAMPING AND BLANKING ..... 15
Individual CLPOB, CLPDM, and PBLK Sequences ..... 15
Individual HBLK Sequences ..... 15
Horizontal Sequence Control ..... 15
VERTICAL TIMING GENERATION ..... 17
Individual Vertical Sequences ..... 18
Individual Vertical Regions ..... 19
Complete Field: Combining the Regions ..... 20
Vertical Sequence Alteration ..... 21
Second Vertical Sequence During VSG Lines ..... 22
Vertical Sweep Mode Operation .....  22
Vertical Multiplier Mode .....  24
Frame Transfer CCD Mode ..... 24
Vertical Sensor Gate (Shift Gate) Timing ..... 25
SHUTTER TIMING CONTROL ..... 26
Normal Shutter Mode ..... 26
High Precision Shutter Mode ..... 26
Low Speed Shutter Mode ..... 26
SUBCK Suppression ..... 26
Readout After Exposure ..... 27
VSUB Control ..... 27
MSHUT and STROBE Control ..... 27
Example of Exposure and Readout of Interlaced Frame ..... 29
ANALOG FRONT END DESCRIPTION AND OPERATION ..... 30
DC Restore ..... 30
Correlated Double Sampler ..... 30
Input Clamp ..... 30
PxGA ..... 30
PxGA Color Steering Mode Timing ..... 31
Variable Gain Amplifier ..... 33
$P x G A$ and VGA Gain Curves ..... 33
Optical Black Clamp ..... 33
A/D Converter ..... 33
POWER-UP AND SYNCHRONIZATION ..... 34
Recommended Power-Up Sequence for Master Mode ..... 34
SYNC During Master Mode Operation ..... 35
Synchronization in Slave Mode ..... 35
POWER-DOWN MODE OPERATION ..... 35
HORIZONTAL TIMING SEQUENCE EXAMPLE ..... 37
VERTICAL TIMING EXAMPLE ..... 39
CIRCUIT LAYOUT INFORMATION ..... 40
SERIAL INTERFACE TIMING ..... 41
Notes About Accessing a Double-Wide Register ..... 41
NOTES ON REGISTER LISTING ..... 42
COMPLETE REGISTER LISTING ..... 43
OUTLINE DIMENSIONS ..... 57
REVISION HISTORY ..... 57

## AD9891/AD9895-SPECIFICATIONS

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| TEMPERATURE RANGE Operating Storage | $\begin{aligned} & -20 \\ & -65 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +150 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| POWER SUPPLY VOLTAGE <br> AVDD1, AVDD2 (AFE Analog Supply) <br> TCVDD (Timing Core Analog Supply) <br> RGVDD (RG Driver) <br> HVDD (H1-H4 Drivers) <br> DRVDD (Data Output Drivers) <br> DVDD (Digital) | $\begin{aligned} & 2.7 \\ & 2.7 \\ & 3.0 \\ & 3.0 \\ & 2.7 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 3.0 \\ & 5.0 \\ & 5.0 \\ & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 3.6 \\ & 5.25 \\ & 5.25 \\ & 3.6 \\ & 3.6 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| POWER DISSIPATION-AD9891 (See TPC 1 for Power Curves) <br> 20 MHz , Typ Supply Levels, 100 pF H1-H4 Loading <br> Power from HVDD Only ${ }^{*}$ <br> Power-Down 1 Mode <br> Power-Down 2 Mode <br> Power-Down 3 Mode |  | $\begin{aligned} & 380 \\ & 220 \\ & 42 \\ & 8 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |
| POWER DISSIPATION-AD9895 (See TPC 4 for Power Curves) <br> 30 MHz , Typ Supply Levels, 100 pF H1-H4 Loading <br> Power from HVDD Only ${ }^{*}$ <br> Power-Down 1 Mode <br> Power-Down 2 Mode <br> Power-Down 3 Mode |  | $\begin{aligned} & 600 \\ & 320 \\ & 138 \\ & 22 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |
| ```MAXIMUM CLOCK RATE (CLI) AD9891 AD9895``` | $\begin{aligned} & 20 \\ & 30 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |

*The total power dissipated by the HVDD supply may be approximated using the equation:
Total HVDD Power $=\left[C_{L O A D} \times H V D D \times\right.$ Pixel Frequency $] \times H V D D \times$ Number of H-Outputs Used
Reducing the H-loading, using only two of the outputs, and/or using a lower $H V D D$ supply will reduce the power dissipation.
Actual HVDD power may be slightly higher than the calculated value because of stray capacitance inherent in the PCB layout/routing.
Specifications subject to change without notice.

$$
\text { DIGITAL SPECIFICATIONS } \begin{gathered}
\left(\text { RGVDD }=\text { HVDD }=4.75 \mathrm{~V} \text { to } 5.25 \mathrm{~V}, \text { DVDD }=\text { DRVDD }=2.7 \mathrm{~V} \text { to } 3.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{~T}_{\text {MII }} \text { to } \mathrm{T}_{\text {max }}, ~\right.
\end{gathered}
$$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS <br> High Level Input Voltage Low Level Input Voltage High Level Input Current Low Level Input Current Input Capacitance | $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{V}_{\mathrm{IL}}$ <br> $\mathrm{I}_{\mathrm{IH}}$ <br> $\mathrm{I}_{\mathrm{IL}}$ <br> $\mathrm{C}_{\text {IN }}$ | 2.1 | $\begin{aligned} & 10 \\ & 10 \\ & 10 \end{aligned}$ | 0.6 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| LOGIC OUTPUTS (Except H and RG) High Level Output Voltage @ $\mathrm{I}_{\mathrm{OH}}=2 \mathrm{~mA}$ Low Level Output Voltage @ $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OL}}$ | 2.2 |  | 0.5 | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| RG and H-DRIVER OUTPUTS (H1-H4) <br> High Level Output Voltage @ Max Current Low Level Output Voltage @ Max Current Maximum Output Current (Programmable) Maximum Load Capacitance (for Each Output) | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ | $\begin{aligned} & \text { VDD }-0.5 \\ & 24 \\ & 100 \end{aligned}$ |  | 0.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \\ & \mathrm{pF} \end{aligned}$ |

[^0]
## AD9891/AD9895

AD9891-ANALOG SPECIFICATIONS (AvoD1, Avooz $=3.0 \mathrm{~V}$, tou $=20$ MHz, Tumt to Tuxu unless otherwise noted.)

| Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDS <br> Gain <br> Allowable CCD Reset Transient Max Input Range before Saturation Max CCD Black Pixel Amplitude | 1.0 | $\begin{aligned} & 0 \\ & 500 \\ & \pm 200 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{mV} \\ & \mathrm{~V} \text { p-p } \\ & \mathrm{mV} \end{aligned}$ | Input signal characteristics* |
| PIXEL GAIN AMPLIFIER ( $P x G A$ ) <br> Max Input Range <br> Max Output Range <br> Gain Control Resolution <br> Gain Monotonicity <br> Gain Range <br> Min Gain ( $P x G A$ Code 32) <br> Med Gain ( $P x G A$ Code 0) <br> Max Gain (PxGA Code 31) | $\begin{aligned} & 1.0 \\ & 1.6 \end{aligned}$ | 64 Guaranteed $\begin{aligned} & -2.5 \\ & +3.5 \\ & +9.5 \end{aligned}$ |  | V p-p <br> V p-p <br> Steps <br> dB <br> dB <br> dB | Default setting |
| ```VARIABLE GAIN AMPLIFIER (VGA) Max Input Range Max Output Range Gain Control Resolution Gain Monotonicity Gain Range Low Gain (VGA Code 70) Max Gain (VGA Code 1023)``` | $\begin{aligned} & 1.6 \\ & 2.0 \end{aligned}$ | $1024$ <br> Guaranteed <br> 2 $2$ $36$ |  | V p-p <br> V p-p <br> Steps <br> dB <br> dB |  |
| BLACK LEVEL CLAMP Clamp Level Resolution Clamp Level Min Clamp Level Max Clamp Level |  | $\begin{aligned} & 256 \\ & 0 \\ & 63.75 \end{aligned}$ |  | $\begin{aligned} & \text { Steps } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ | Measured at ADC output |
| A/D CONVERTER <br> Resolution <br> Differential Nonlinearity (DNL) <br> No Missing Codes <br> Full-Scale Input Voltage | 10 | $\pm 0.4$ <br> Guaranteed $2.0$ | $\pm 1.0$ | Bits <br> LSB <br> V |  |
| VOLTAGE REFERENCE <br> Reference Top Voltage (VRT) Reference Bottom Voltage (VRB) |  | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |  |
| SYSTEM PERFORMANCE <br> Gain Accuracy <br> Low Gain (VGA Code 70) <br> Max Gain (VGA Code 1023) <br> Peak Nonlinearity, 500 mV Input Signal <br> Total Output Noise <br> Power Supply Rejection (PSR) | $\begin{aligned} & 5 \\ & 38.5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 39.5 \\ & 0.2 \\ & 0.6 \\ & 40 \end{aligned}$ | $\begin{aligned} & 7 \\ & 40.5 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \% \\ & \text { LSB rms } \\ & \mathrm{dB} \end{aligned}$ | Includes entire signal chain <br> Includes 4 dB default $P x G A$ gain <br> Gain $=(0.035 \times$ Code $)+3.55 \mathrm{~dB}$ <br> 12 dB gain applied <br> AC grounded input, 6 dB gain applied <br> Measured with step change on supply |

*Input signal characteristics defined as follows:


Specifications subject to change without notice.

## 

| Parameter | Min | Typ | Max | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CDS <br> Gain <br> Allowable CCD Reset Transient Max Input Range before Saturation Max CCD Black Pixel Amplitude | 1.0 | $\begin{aligned} & 0 \\ & 500 \\ & \pm 200 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{mV} \\ & \mathrm{~V} \text { p-p } \\ & \mathrm{mV} \end{aligned}$ | Input signal characteristics* |
| PIXEL GAIN AMPLIFIER (PxGA) <br> Max Input Range <br> Max Output Range <br> Gain Control Resolution <br> Gain Monotonicity <br> Gain Range <br> Min Gain ( $P x G A$ Code 32) <br> Med Gain ( $P x G A$ Code 0) <br> Max Gain (PxGA Code 31) | $\begin{aligned} & 1.0 \\ & 1.6 \end{aligned}$ | 64 <br> Guaranteed $\begin{aligned} & -2.5 \\ & +3.5 \\ & +9.5 \end{aligned}$ |  | V p-p <br> V p-p <br> Steps <br> dB <br> dB <br> dB | Default setting |
| VARIABLE GAIN AMPLIFIER (VGA) <br> Max Input Range <br> Max Output Range <br> Gain Control Resolution <br> Gain Monotonicity <br> Gain Range <br> Low Gain (VGA Code 70) <br> Max Gain (VGA Code 1023) | $\begin{aligned} & 1.6 \\ & 2.0 \end{aligned}$ | 1024 <br> Guaranteed <br> 2 <br> 36 |  | V p-p <br> V p-p <br> Steps <br> dB <br> dB |  |
| BLACK LEVEL CLAMP <br> Clamp Level Resolution Clamp Level Min Clamp Level Max Clamp Level |  | $\begin{aligned} & 256 \\ & 0 \\ & 255 \end{aligned}$ |  | $\begin{aligned} & \text { Steps } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ | Measured at ADC output |
| A/D CONVERTER <br> Resolution Differential Nonlinearity (DNL) No Missing Codes Full-Scale Input Voltage | 12 | $\begin{gathered} \pm 0.5 \\ \text { Guaranteed } \\ 2.0 \end{gathered}$ | $\pm 1.0$ | Bits <br> LSB <br> V |  |
| VOLTAGE REFERENCE <br> Reference Top Voltage (VRT) Reference Bottom Voltage (VRB) |  | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |  |
| SYSTEM PERFORMANCE <br> Gain Accuracy <br> Low Gain (VGA Code 70) <br> Max Gain (VGA Code 1023) <br> Peak Nonlinearity, 500 mV Input Signal <br> Total Output Noise <br> Power Supply Rejection (PSR) | $\begin{aligned} & 5 \\ & 38.5 \end{aligned}$ | $\begin{aligned} & 6 \\ & 39.5 \\ & 0.2 \\ & 0.8 \\ & 40 \end{aligned}$ | $\begin{aligned} & 7 \\ & 40.5 \end{aligned}$ | dB <br> dB <br> \% <br> LSB rms <br> dB | Includes entire signal chain <br> Includes 4 dB default $P x G A$ gain <br> Gain $=(0.035 \times$ Code $)+3.55 \mathrm{~dB}$ <br> 12 dB gain applied <br> AC grounded input, 6 dB gain applied <br> Measured with step change on supply |

*Input signal characteristics defined as follows:


Specifications subject to change without notice.

## AD9891/AD9895

 otherwise noted.)

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MASTER CLOCK, CLI (Figure 7) <br> CLI Clock Period, AD9891 <br> CLI High/Low Pulsewidth, AD9891 <br> CLI Clock Period, AD9895 <br> CLI High/Low Pulsewidth, AD9895 <br> Delay from CLI Rising Edge to Internal Pixel Position 0 | $t_{\text {CONV }}$ <br> ${ }^{t_{\text {CONV }}}$ <br> $\mathrm{t}_{\text {CLIDLY }}$ | $\begin{aligned} & 50 \\ & 20 \\ & 33.3 \\ & 13 \end{aligned}$ | $\begin{aligned} & 25 \\ & 16.7 \\ & 6 \end{aligned}$ |  | ns <br> ns <br> ns <br> ns <br> ns |
| AFE CLAMP PULSES ${ }^{1}$ (Figure 13) CLPDM Pulsewidth CLPOB Pulsewidth ${ }^{2}$ |  | $\begin{aligned} & 4 \\ & 2 \end{aligned}$ | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ |  | Pixels Pixels |
| AFE SAMPLE LOCATION ${ }^{1}$ (Figure 10) <br> SHP Sample Edge to SHD Sample Edge, AD9891 <br> SHP Sample Edge to SHD Sample Edge, AD9895 | $\begin{aligned} & \mathrm{t}_{\mathrm{s} 1} \\ & \mathrm{t}_{\mathrm{s} 1} \end{aligned}$ | $\begin{aligned} & 20 \\ & 13 \end{aligned}$ | $\begin{aligned} & 25 \\ & 16.7 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| DATA OUTPUTS (Figure 12) Output Delay from DCLK Rising Edge ${ }^{1}$ Pipeline Delay from SHP/SHD Sampling | ${ }^{\text {tod }}$ |  | $\begin{aligned} & 8 \\ & 9 \end{aligned}$ |  | ns Cycles |
| SERIAL INTERFACE (Figures 52 and 53) Maximum SCK Frequency SL to SCK Setup Time SCK to SL Hold Time SDATA Valid to SCK Rising Edge Setup SCK Falling Edge to SDATA Valid Hold SCK Falling Edge to SDATA Valid Read | $\mathrm{f}_{\mathrm{SCLK}}$ $\mathrm{t}_{\mathrm{LS}}$ $\mathrm{t}_{\mathrm{LH}}$ $\mathrm{t}_{\mathrm{DS}}$ $\mathrm{t}_{\mathrm{DH}}$ $\mathrm{t}_{\mathrm{DV}}$ | $\begin{aligned} & 10 \\ & 10 \\ & 10 \\ & 10 \\ & 10 \\ & 10 \end{aligned}$ |  |  | MHz <br> ns <br> ns <br> ns <br> ns <br> ns |

## NOTES

${ }^{1}$ Parameter is programmable.
${ }^{2}$ Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.

## ABSOLUTE MAXIMUM RATINGS

| Parameter | With Respect To | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| AVDD1, AVDD2 | AVSS | -0.3 | +3.9 | V |
| TCVDD | TCVSS | -0.3 | +3.9 | V |
| HVDD | HVSS | -0.3 | +5.5 | V |
| RGVDD | RGVSS | -0.3 | +5.5 | V |
| DVDD | DVSS | -0.3 | +3.9 | V |
| DRVDD | DRVSS | -0.3 | +3.9 | V |
| RG Output | RGVSS | -0.3 | RGVDD + 0.3 | V |
| H1-H4 Output | HVSS | -0.3 | HVDD + 0.3 | V |
| Digital Outputs | DVSS | -0.3 | DVDD + 0.3 | V |
| Digital Inputs | DVSS | -0.3 | DVDD + 0.3 | V |
| SCK, SL, SDATA | DVSS | -0.3 | DVDD + 0.3 | V |
| VRT, VRB | AVSS | -0.3 | AVDD + 0.3 | V |
| BYP1-BYP3, CCDIN | AVSS | -0.3 | AVDD + 0.3 | V |
| Junction Temperature |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature, 10 sec |  |  | 350 | ${ }^{\circ} \mathrm{C}$ |

PACKAGE THERMAL CHARACTERISTICS Thermal Resistance
$\theta_{\mathrm{JA}}=61^{\circ} \mathrm{C} / \mathrm{W}$ $\theta_{\mathrm{JC}}=29.7^{\circ} \mathrm{C} / \mathrm{W}$

ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD9891KBC | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CSPBGA | BC-64 |
| AD9895KBC | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CSPBGA | BC-64 |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9891 and AD9895 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## AD9891 PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS ${ }^{1}$

| Pin | Mnemonic | Type ${ }^{2}$ | Description |
| :---: | :---: | :---: | :---: |
| A1 | VD | DO | Vertical Sync Pulse <br> (Input for Slave Mode, Output for Master Mode) |
| B1 | HD | DO | Horizontal Sync Pulse (Input for Slave Mode, Output for Master Mode) |
| C1 | SYNC | DI | External System Sync Input |
| C2 | LD/FD | DO | Line or Field Designator Output |
| D1 | DCLK | DO | Data Clock Output |
| D2 | $\begin{aligned} & \text { CLPOB/ } \\ & \text { PBLK } \end{aligned}$ | DO | CLPOB or PBLK Output |
| E1 | NC |  | Not Internally Connected |
| E2 | NC |  | Not Internally Connected |
| F2 | DO/SDO | DO | Data Output (LSB) <br> (also Serial Data Output ${ }^{3}$ ) |
| F1 | D1 | DO | Data Output |
| G2 | D2 | DO | Data Output |
| G1 | D3 | DO | Data Output |
| H2 | D4 | DO | Data Output |
| H1 | D5 | DO | Data Output |
| J2 | D6 | DO | Data Output |
| J1 | D7 | DO | Data Output |
| K2 | D8 | DO | Data Output |
| K1 | D9 | DO | Data Output (MSB) |
| K3 | DRVDD | P | Data Output Driver Supply |
| K4 | DRVSS | P | Data Output Driver Ground |
| J3 | VSUB | DO | CCD Substrate Bias |
| J4 | SUBCK | DO | CCD Substrate Clock (E-Shutter) |
| K5 | V1 | DO | CCD Vertical Transfer Clock 1 |
| J5 | V2 | DO | CCD Vertical Transfer Clock 2 |
| K6 | V3 | DO | CCD Vertical Transfer Clock 3 |
| J6 | V4 | DO | CCD Vertical Transfer Clock 4 |
| K7 | VSG1/V5 | DO | CCD Sensor Gate Pulse 1 (also V5 ${ }^{4}$ ) |
| J7 | VSG2/V6 | DO | CCD Sensor Gate Pulse 2 (also $\mathrm{V6}^{4}$ ) |
| K8 | VSG3/V7 | DO | CCD Sensor Gate Pulse 3 (also V7 ${ }^{4}$ ) |
| J8 | VSG4/V8 | DO | CCD Sensor Gate Pulse 4 (also $\mathrm{V8}^{4}$ ) |


| Pin | Mnemonic | Type ${ }^{2}$ | Description |
| :---: | :---: | :---: | :---: |
| K9 | VSG5 | DO | CCD Sensor Gate Pulse 5 |
| J9 | VSG6 | DO | CCD Sensor Gate Pulse 6 |
| K10 | VSG7 | DO | CCD Sensor Gate Pulse 7 |
| J10 | VSG8 | DO | CCD Sensor Gate Pulse 8 |
| H10 | H1 | DO | CCD Horizontal Clock 1 |
| H9 | H2 | DO | CCD Horizontal Clock 2 |
| G10 | HVDD | P | H1-H4 Driver Supply |
| G9 | HVSS | P | H1-H4 Driver Ground |
| F10 | H3 | DO | CCD Horizontal Clock 3 |
| F9 | H4 | DO | CCD Horizontal Clock 4 |
| E10 | RGVDD | P | RG Driver Supply |
| E9 | RGVSS | P | RG Driver Ground |
| D9 | RG | DO | CCD Reset Gate Clock |
| D10 | CLO | DO | Reference Clock Output for Crystal |
| C10 | CLI | DI | Reference Clock Input |
| B10 | TCVDD | P | Analog Supply for Timing Core |
| C9 | TCVSS | P | Analog Ground for Timing Core |
| A10 | AVDD1 | P | Analog Supply for AFE |
| B9 | AVSS1 | P | Analog Ground for AFE |
| A9 | BYP1 | AO | Analog Circuit Bypass |
| B8 | BYP2 | AO | Analog Circuit Bypass |
| A8 | CCDIN | AI | CCD Signal Input |
| A7 | BYP3 | AO | Analog Circuit Bypass |
| B7 | AVDD2 | P | Analog Supply for AFE |
| B6 | AVSS2 | P | Analog Ground for AFE |
| A6 | REFB | AO | Voltage Reference Bottom Bypass |
| A5 | REFT | AO | Voltage Reference Top Bypass |
| B5 | SL | DI | 3-Wire Serial Load Pulse |
| A4 | SDI | DI | 3-Wire Serial Data Input |
| B4 | SCK | DI | 3-Wire Serial Clock |
| A3 | MSHUT | DO | Mechanical Shutter Pulse |
| B3 | STROBE | DO | Strobe Pulse |
| B2 | DVSS | P | Digital Ground |
| A2 | DVDD | P | Digital Supply for VSG, V1-V4, HD, VD, MSHUT, STROBE, and Serial Interface |

[^1]
## AD9895 PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS ${ }^{1}$

| Pin | Mnemonic | Type ${ }^{2}$ | Description |
| :---: | :---: | :---: | :---: |
| A1 | VD | DO | Vertical Sync Pulse (Input for Slave Mode, Output for Master Mode) |
| B1 | HD | DO | Horizontal Sync Pulse (Input for Slave Mode, Output for Master Mode) |
| C1 | SYNC | DI | External System Sync Input |
| C2 | LD/FD | DO | Line or Field Designator Output |
| D1 | DCLK | DO | Data Clock Output |
| D2 | CLPOB/ <br> PBLK | DO | CLPOB or PBLK Output |
| E2 | DO | DO | Data Output (LSB) |
| E1 | D1 | DO | Data Output |
| F2 | D2/SDO | DO | Data Output <br> (also Serial Data Output ${ }^{3}$ ) |
| F1 | D3 | DO | Data Output |
| G2 | D4 | DO | Data Output |
| G1 | D5 | DO | Data Output |
| H2 | D6 | DO | Data Output |
| H1 | D7 | DO | Data Output |
| J2 | D8 | DO | Data Output |
| J1 | D9 | DO | Data Output |
| K2 | D10 | DO | Data Output |
| K1 | D11 | DO | Data Output (MSB) |
| K3 | DRVDD | P | Data Output Driver Supply |
| K4 | DRVSS | P | Data Output Driver Ground |
| J3 | VSUB | DO | CCD Substrate Bias |
| J4 | SUBCK | DO | CCD Substrate Clock (E-Shutter) |
| K5 | V1 | DO | CCD Vertical Transfer Clock 1 |
| J5 | V2 | DO | CCD Vertical Transfer Clock 2 |
| K6 | V3 | DO | CCD Vertical Transfer Clock 3 |
| J6 | V4 | DO | CCD Vertical Transfer Clock 4 |
| K7 | VSG1/V5 | DO | CCD Sensor Gate Pulse 1 (also $\mathrm{V}^{4}$ ) |
| J7 | VSG2/V6 | DO | CCD Sensor Gate Pulse 2 (also $\mathrm{V6}^{4}$ ) |
| K8 | VSG3/V7 | DO | CCD Sensor Gate Pulse 3 <br> (also V7 ${ }^{4}$ ) |
| J8 | VSG4/V8 | DO | CCD Sensor Gate Pulse 4 (also $\mathrm{V8}^{4}$ ) |


| Pin | Mnemonic | Type ${ }^{2}$ | Description |
| :---: | :---: | :---: | :---: |
| K9 | VSG5 | DO | CCD Sensor Gate Pulse 5 |
| J9 | VSG6 | DO | CCD Sensor Gate Pulse 6 |
| K10 | VSG7 | DO | CCD Sensor Gate Pulse 7 |
| J10 | VSG8 | DO | CCD Sensor Gate Pulse 8 |
| H10 | H1 | DO | CCD Horizontal Clock 1 |
| H9 | H2 | DO | CCD Horizontal Clock 2 |
| G10 | HVDD | P | H1-H4 Driver Supply |
| G9 | HVSS | P | H1-H4 Driver Ground |
| F10 | H3 | DO | CCD Horizontal Clock 3 |
| F9 | H4 | DO | CCD Horizontal Clock 4 |
| E10 | RGVDD | P | RG Driver Supply |
| E9 | RGVSS | P | RG Driver Ground |
| D9 | RG | DO | CCD Reset Gate Clock |
| D10 | CLO | DO | Reference Clock Output for Crystal |
| C10 | CLI | DI | Reference Clock Input |
| B10 | TCVDD | P | Analog Supply for Timing Core |
| C9 | TCVSS | P | Analog Ground for Timing Core |
| A10 | AVDD1 | P | Analog Supply for AFE |
| B9 | AVSS1 | P | Analog Ground for AFE |
| A9 | BYP1 | AO | Analog Circuit Bypass |
| B8 | BYP2 | AO | Analog Circuit Bypass |
| A8 | CCDIN | AI | CCD Signal Input |
| A7 | BYP3 | AO | Analog Circuit Bypass |
| B7 | AVDD2 | P | Analog Supply for AFE |
| B6 | AVSS2 | P | Analog Ground for AFE |
| A6 | REFB | AO | Voltage Reference Bottom Bypass |
| A5 | REFT | AO | Voltage Reference Top Bypass |
| B5 | SL | DI | 3-Wire Serial Load Pulse |
| A4 | SDI | DI | 3-Wire Serial Data Input |
| B4 | SCK | DI | 3-Wire Serial Clock |
| A3 | MSHUT | DO | Mechanical Shutter Pulse |
| B3 | STROBE | DO | Strobe Pulse |
| B2 | DVSS | P | Digital Ground |
| A2 | DVDD | P | Digital Supply for VSG, V1-V4, HD, VD, MSHUT, STROBE, and Serial Interface |
| NOTES |  |  |  |
| ${ }^{1}$ See Figure 50 for circuit configuration. |  |  |  |
| ${ }^{2} \mathrm{AI}=$ Analog Input, $\mathrm{AO}=$ Analog Output, $\mathrm{DI}=$ Digital Input, DO = Digital Output, DIO = Digital Input/Output, $\mathrm{P}=$ Power. |  |  |  |

## SPECIFICATION DEFINITIONS

## Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Thus, every code must have a finite width. No missing codes guaranteed to 12-bit resolution indicates that all 4096 codes, respectively, must be present over all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to the peak deviation of the output of the AD9891/AD9895 from a true straight line. The point used as "zero scale" occurs 0.5 LSB before the first code transition. "Positive full scale" is defined as a level 1 and 0.5 LSB beyond the last code transition. The deviation is measured from the middle of each particular output code to the true straight line. The error is then expressed as a

## EQUIVALENT CIRCUITS



Figure 1. CCDIN


Figure 2. Digital Data Outputs
percentage of the 2 V ADC full-scale signal. The input signal is always appropriately gained up to fill the ADC's full-scale range.

## Total Output Noise

The rms output noise is measured using histogram techniques. The standard deviation of the ADC output codes is calculated in LSB and represents the rms noise level of the total signal chain at the specified gain setting. The output noise can be converted to an equivalent voltage, using the relationship $1 L S B=(A D C$ Full Scale/ $2^{n}$ codes) when $n$ is the bit resolution of the ADC. For the AD9891, 1 LSB is 2 mV , while for the AD9895, 1 LSB is 0.5 mV .

## Power Supply Rejection (PSR)

The PSR is measured with a step change applied to the supply pins. The PSR specification is calculated from the change in the data outputs for a given step change in the supply voltage.


Figure 3. Digital Inputs


Figure 4. H1-H4, RG Drivers

## AD9891/AD9895-Typical Performance Characteristics



TPC 1. AD9891 Power vs. Sample Rate


TPC 2. AD9891 Typical DNL Performance


TPC 3. AD9891 Output Noise vs. VGA Gain


TPC 4. AD9895 Power vs. Sample Rate


TPC 5. AD9895 Typical DNL Performance


TPC 6. AD9895 Output Noise vs. VGA Gain

## SYSTEM OVERVIEW

Figure 5 shows the typical system block diagram for the AD9891/ AD9895 used in Master Mode. The CCD output is processed by the AD9891/AD9895's AFE circuitry, which consists of a CDS, $P x G A$, VGA, black level clamp, and an A/D converter. The digitized pixel information is sent to the digital image processor chip, which performs the post-processing and compression. To operate the CCD, all CCD timing parameters are programmed into the AD9891/AD9895 from the system microprocessor, through the 3-wire serial interface. From the system master clock, CLI, provided by the image processor or external crystal, the AD9891/ AD9895 generates all of the CCD's horizontal and vertical clocks and all internal AFE clocks. External synchronization is provided by a SYNC pulse from the microprocessor, which will reset internal counters and resync the VD and HD outputs.


Figure 5. Typical System Block Diagram, Master Mode
Alternatively, the AD9891/AD9895 may be operated in Slave Mode, in which the VD and HD are provided externally from the image processor. In this mode, all AD9891/AD9895 timing will be synchronized with VD and HD.

The H-drivers for $\mathrm{H} 1-\mathrm{H} 4$ and RG are included in the AD9891/ AD9895, allowing these clocks to be directly connected to the CCD.
H -drive voltage of up to 5 V is supported. An external V-driver is required for the vertical transfer clocks, the sensor gate pulses, and the substrate clock.
The AD9891/AD9895 also includes programmable MSHUT and STROBE outputs, which may be used to trigger mechanical shutter and strobe (flash) circuitry.
Figure 6 shows the horizontal and vertical counter dimensions for the AD9891/AD9895. All internal horizontal and vertical clocking is programmed using these dimensions to specify line and pixel locations.


Figure 6. Vertical and Horizontal Counters

## AD9891/AD9895

## PRECISION TIMING HIGH SPEED TIMING GENERATION

The AD9891/AD9895 generates flexible, high speed timing signals using the Precision Timing core. This core is the foundation for generating the timing used for both the CCD and the AFE: the reset gate RG, horizontal drivers $\mathrm{H} 1-\mathrm{H} 4$, and the SHP/SHD sample clocks. A unique architecture makes it routine for the system designer to optimize image quality by providing precise control over the horizontal CCD readout and the AFE correlated double sampling

The high speed timing of the AD9891/AD9895 operates the same in either Master or Slave Mode configuration.

## Timing Resolution

The Precision Timing core uses a $1 \times$ master clock input (CLI) as a reference. This clock should be the same as the CCD pixel clock frequency. Figure 7 illustrates how the internal timing core divides the master clock period into 48 steps or edge positions. Using a 20 MHz CLI frequency, the edge resolution of the Precision Timing core is 1 ns . If a $1 \times$ system clock is not available, it is also possible to use a $2 \times$ reference clock by programming the CLIDIVIDE Register (Addr x01F). The AD9891/ AD9895 will then internally divide the CLI frequency by two.

The AD9891/AD9895 also includes a master clock output, CLO, which is the inverse of CLI. This output is intended to be used as a crystal driver. A crystal can be placed between the CLI and CLO Pins to generate the master clock for the AD9891/AD9895. For more information on using a crystal, see Figure 51.

## High Speed Clock Programmability

Figure 8 shows how the high speed clocks RG, H1-H4, SHP, and SHD are generated. The RG pulse has programmable rising and falling edges, and may be inverted using the polarity control. The horizontal clocks H1 and H3 have programmable rising and falling edges and polarity control. The H2 and H4 clocks are always inverses of H 1 and H 3 , respectively. Table I summarizes the high speed timing registers and their parameters. Figure 9 shows the typical 2-phase H-clock arrangement in which H3 and H4 are programmed for the same edge location as H 1 and H 2 .

The edge location registers are six bits wide, but there are only 48 valid edge locations available. Therefore, the register values are mapped into four quadrants, with each quadrant containing 12 edge locations. Table II shows the correct register values for


NOTES
PIXEL CLOCK PERIOD IS DIVIDED INTO 48 POSITIONS, PROVIDING FINE EDGE RESOLUTION FOR HIGH SPEED CLOCKS.
THERE IS A FIXED DELAY FROM THE CLI INPUT TO THE INTERNAL PIXEL PERIOD POSITIONS ( $t_{C L I D L Y}=6 n s$ TYP).
Figure 7. High Speed Clock Resolution from CLI Master Clock Input


PROGRAMMABLE CLOCK POSITIONS:
1: RG RISING EDGE
1: RG RISING EDGE
3: SHP SAMPLE LOCATION
4: SHD SAMPLE LOCATION
5: H1 RISING EDGE POSITION AND 6: H1 FALLING EDGE POSITION (H2 IS INVERSE OF H1
7: H3 RISING EDGE POSITION AND 8: H3 FALLING EDGE POSITION (H4 IS INVERSE OF H3)
Figure 8. High Speed Clock Programmable Locations
the corresponding edge locations. Figure 10 shows the range and default locations of the high speed clock signals.

## H-Driver and RG Outputs

In addition to the programmable timing positions, the AD9891/ AD9895 features on-chip output drivers for the RG and H1-H4 outputs. These drivers are powerful enough to directly drive the CCD inputs. The H-driver current can be adjusted for optimum rise/fall time into a particular load by using the DRV Registers (Addr x 0 E 1 to x 0 E 4 ). The RG drive current is adjustable using the RGDRV Register (Addr x0E8). Each 3-bit DRV Register is adjustable in 3.5 mA increments, with the minimum setting of 0 equal to OFF or three-state, and the maximum setting of 7 equal to 24.5 mA .
As shown in Figure 11, the H 2 and H 4 outputs are inverses of H 1 and H 3 , respectively. The internal propagation delay resulting from the signal inversion is less than 1 ns , which is significantly less than the typical rise time driving the CCD load. This results
in an $\mathrm{H} 1 / \mathrm{H} 2$ crossover voltage at approximately $50 \%$ of the output swing. The crossover voltage is not programmable.

## Digital Data Outputs

The AD9891/AD9895 data output and DCLK phase are programmable using the DOUTPHASE Register (Addr x01D). Any edge from 0 to 47 may be programmed, as shown in Figure 12. Normally, the DOUT and DCLK signals will track in phase, based on the DOUTPHASE Register contents. The DCLK output phase can also be held fixed with respect to the data outputs, by changing the DCLKMODE Register (Addr x01E) HIGH. In this mode, the DCLK output will remain at a fixed phase equal to CLO (the inverse of CLI) while the data output phase is still programmable.
There is a fixed output delay from the DCLK rising edge to the DOUT transition, called $\mathrm{t}_{\mathrm{OD}}$. This delay can be programmed to four values between 0 ns and 12 ns , using the DOUT_DELAY Register (Addr x 032 ). The default value is 8 ns .

Table I. H1-H4, RG, SHP, and SHD Timing Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| POL | lb | High/Low | Polarity Control for H1, H3, and RG (0 = No Inversion, 1 = Inversion) |
| POSLOC | 6 b | $0-47$ Edge Location | Positive Edge Location for H1, H3, and RG <br> Sample Location for SHP, SHD |
| NEGLOC | 6 b | $0-47$ Edge Location | Negative Edge Location for H1, H3, and RG <br> DRV |



USING THE SAME TOGGLE POSITIONS FOR H1 AND H3 GENERATES STANDARD 2-PHASE H-CLOCKING.
Figure 9. 2-Phase H-Clock Operation
Table II. Precision Timing Edge Locations

| Quadrant | Edge Location (Dec) | Register Value (Dec) | Register Value (Bin) |
| :--- | :--- | :--- | :--- |
| I | 0 to 11 | 0 to 11 | 000000 to 001011 |
| II | 12 to 23 | 16 to 27 | 010000 to 011011 |
| III | 24 to 35 | 32 to 43 | 100000 to 101011 |
| IV | 36 to 47 | 48 to 59 | 110000 to 111011 |


notes
ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 48 POSITIONS WITHIN ONE PIXEL PERIOD.
DEFAULT POSITIONS FOR EACH SIGNAL ARE SHOWN.
Figure 10. High Speed Clock Default and Programmable Locations


Figure 11. H-Clock Inverse Phase Relationship


NOTES
DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD. WITHIN 1 CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 48 DIFFERENT LOCATIONS. OUTPUT DELAY ( $\mathrm{t}_{\mathrm{OD}}$ ) FROM DCLK RISING EDGE TO DOUT RISING EDGE IS PROGRAMMABLE.

Figure 12. Digital Output Phase Adjustment

## HORIZONTAL CLAMPING AND BLANKING

The AD9891/AD9895's horizontal clamping and blanking pulses are fully programmable to suit a variety of applications. As with the vertical timing generation, individual sequences are defined for each signal, which are then organized into multiple regions during image readout. This allows the dark pixel clamping and blanking patterns to be changed at each stage of the readout in order to accommodate different image transfer timing and high speed line shifts.

## Individual CLPOB, CLPDM, and PBLK Sequences

The AFE horizontal timing consists of CLPOB, CLPDM, and PBLK, as shown in Figure 13. These three signals are independently programmed using the registers in Table III. SPOL is the start polarity for the signal, and TOG1 and TOG2 are the first and second toggle positions of the pulse. All three signals are active low and should be programmed accordingly. Up to four individual sequences can be created for each signal.

To simplify the programming requirements, the CLPDM signal will track the CLPOB signal by default. If separate control of the CLPDM signal is desired, the SINGLE_CLAMP Register (Addr x031) should be set LOW.

## Individual HBLK Sequences

The HBLK programmable timing shown in Figure 14 is similar to CLPOB, CLPDM, and PBLK. However, there is no start polarity control. Only the toggle positions are used to designate the start and the stop positions of the blanking period. Additionally, there is a polarity control, HBLKMASK, that designates the polarity of the horizontal clock signals $\mathrm{H} 1-\mathrm{H} 4$ during the blanking period. Setting HBLKMASK high will set H1 = H3 = Low and $\mathrm{H} 2=\mathrm{H} 4=$ High during the blanking, as shown in Figure 15. Up to four individual sequences are available for HBLK.

## Horizontal Sequence Control

The AD9891/AD9895 use sequence change positions (SCP) and sequence pointers (SPTR) to organize the individual hori-


Figure 13. Clamp and Preblank Pulse Placement
HD


Figure 14. Horizontal Blanking (HBLK) Pulse Placement


Figure 15. HBLK Masking Control

## AD9891/AD9895

zontal sequences. Up to four SCPs are available to divide the readout into four separate regions, as shown in Figure 16. The SCP0 is always hard-coded to line 0, and SCP1-SCP3 are register programmable. During each region bound by the SCP, the SPTR Registers designate which sequence is used by each signal. CLPOB and CLPDM share the same SCP, PBLK has a separate set of SCP, and HBLK shares the vertical RCP (see Vertical Timing Generation section). For example,

CLPSCP1 will define Region 0 for CLPOB and CLPDM, and in that region any of the four individual CLPOB and CLPDM sequences may be selected with the SPTR Registers. The next SCP defines a new region, and in that region each signal can be assigned to a different individual sequence. Because HBLK shares the vertical RCP, there are up to eight regions where HBLK sequences may be changed using the eight HBLKSPTR Registers.

Table III. CLPOB, CLPDM, and PBLK Individual Sequence Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| SPOL | lb | High/Low | Starting Polarity of Vertical Transfer Pulse for Sequences 0-3 |
| TOG1 | 12 b | $0-4095$ Pixel Location | First Toggle Position within Line for Sequences 0-3 |
| TOG2 | 12 b | $0-4095$ Pixel Location | Second Toggle Position within Line for Sequences 0-3 |

Table IV. HBLK Individual Sequence Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| HBLKMASK | lb | High/Low | Masking Polarity for H1 for Sequences 0-3 (0 = H1 Low, 1 = H1 High) |
| HBLKTOG1 | 12 b | $0-4095$ Pixel Location | First Toggle Position within Line for Sequences 0-3 |
| HBLKTOG2 | 12 b | $0-4095$ Pixel Location | Second Toggle Position within Line for Sequences 0-3 |

Table V. Horizontal Sequence Control Parameters for CLPOB, CLPDM, and PBLK

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| SCP1-SCP3 | 12 b | $0-4095$ Line Number | CLPOB/PBLK SCP to Define Horizontal Regions 0-3 |
| SPTR0-SPTR3 | 2 b | $0-3$ Sequence Number | Sequence Pointer for Horizontal Regions 0-3 |

Table VI. Horizontal Sequence Control Parameters for HBLK

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| VTPRCP1- | 12 b | $0-4095$ Line Number | Vertical Region Change Positions (See Table IX.) |
| VTPRCP7 |  |  |  |
| HBLKSPTR0- <br> HBLKSPTR7 | 2 b | $0-3$ Sequence Number | Sequence Pointer for HBLK Regions 0-7 |



UP TO FOUR INDIVIDUAL HORIZONTAL CLAMP AND BLANKING REGIONS MAY BE PROGRAMMED WITHIN A SINGLE FIELD, USING THE SEQUENCE CHANGE POSITIONS.

Figure 16. Clamp and Blanking Sequence Flexibility

## VERTICAL TIMING GENERATION

The AD9891/AD9895 provide a very flexible solution for generating vertical CCD timing and can support multiple CCDs and different system architectures. The 4-phase vertical transfer clocks V1-V4 are used to shift each line of pixels into the horizontal output register of the CCD. The AD9891/AD9895 allow these outputs to be individually programmed into different pulse patterns. Vertical sequence control registers then organize the individual vertical pulses into the desired CCD vertical timing arrangement.

Figure 17 shows an overview of how the vertical timing is generated in three basic steps. First, the individual pulse patterns or

sequences are created by using the Vertical Transfer Pulse (VTP) Registers. These sequences are a essentially a "pool" of pulse patterns that may be assigned to any of the V1-V4 outputs. Second, individual regions are built by assigning a sequence to each of the V1-V4 outputs. Up to five unique regions may be specified. Finally, the readout of the entire field is constructed by combining one or more of the individual regions sequentially. With up to eight region areas available, different steps of the readout such as high speed line shifts and vertical image transfer can be supported.


Figure 17. Summary of Vertical Timing Generation

## AD9891/AD9895

## Individual Vertical Sequences

To generate the individual vertical sequences or patterns shown in Figure 18, five registers are required for each sequence. Table VII summarizes these registers and their respective bit lengths. The start polarity (VTPPOL) determines the starting polarity of the vertical sequence and can be programmed high or low. The first toggle position (VTPTOG1) and second toggle position (VTPTOG2) are the pixel locations within the line where the pulse transitions. A third toggle position (VTPTOG3) is also available for sequences 0 through 7. All toggle positions are 10-bit values, which limits the placement of a pulse to within 1024 pixels of a line. A separate register, VSTART, sets the start position of the sequence within the line (see Individual Vertical Regions section). The Length (VTPLEN) Register determines the number of pixels between each of the pulse repetitions, if any repetitions have been programmed. The number of repetitions (VTPREP) simply determines the number of pulse repetitions desired within a
single line. Programming " 1 " for VTPREP gives a single pulse, while setting to " 0 " will provide a fixed dc output based on the start polarity value. There is a total of 12 individual sequences that may be programmed.

When specifying the individual regions, each sequence may be assigned to any of the V1-V4 outputs. For example, Figure 19 shows a typical 4-phase V-clock arrangement. Two different sequences are needed to generate the different pulsewidths. The use of individual start positions for V1-V4 allows the four outputs to be generated from two sequences. Figure 20 shows a slightly different V-clock arrangement in which V2, V3, and V4 are simply shifted and/or inverted versions of V1. Only one individual sequence is needed because all signals have the same pulsewidth. The invert sequence registers (VINV) are used for V3 and V4 (see Table VII).
Note that for added flexibility, the VTPPOL Registers (Start Polarity) may be used as an extra toggle position.

Table VII. Individual VTP Sequence Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| VTPPOL | lb | High/Low | Starting Polarity of Vertical Transfer Pulse for Each Sequence 0-11 |
| VTPTOG1 | 10 b | $0-1023$ Pixel Location | First Toggle Position within Line for Each Sequence 0-11 |
| VTPTOG2 | 10 b | $0-1023$ Pixel Location | Second Toggle Position within Line for Each Sequence 0-11 |
| VTPTOG3 | 10 b | $0-1023$ Pixel Location | Third Toggle Position within Line for Each Sequence 0-7 |
| VTPLEN | 10 b | $0-1023$ Pixels | Length between Pulse Repetitions for Each Sequence 0-11 |
| VTPREP | 12 b | $0-4095$ Pulses | Number of Pulse Repetitions for Each Sequence 0-11 (0 = DC Output) |



PROGRAMMABLE SETTINGS FOR EACH SEQUENCE:
1: START POLARITY
2: 1ST TOGGLE POSITION
3: 2ND TOGGLE POSITION (THERE IS ALSO A 3RD TOGGLE POSITION AVAILABLE FOR SEQUENCES 0 TO 7)
4: LENGTH BETWEEN REPEATS
5: NUMBER OF REPEATS
Figure 18. Individual Vertical Sequence Programmability


Figure 19. Example of Separate V1-V4 Signals Using Two Individual Sequences

## Individual Vertical Regions

The AD9891/AD9895 arranges the individual sequences into regions through the use of Sequence Pointers (SPTR). Within each region, different sequences may be assigned to each V-clock output. Figure 21 shows the programmability of each region and Table VIII summarizes the registers needed for generating each region.
For each individual region, the line length (in pixels) is programmable using the HDLEN Registers. Each region can have a different line length to accommodate various image readout techniques. The maximum number of pixels per line is 4096 . Also unique to each region are the sequence start positions for each V-output, which are programmed using the VSTART Registers. Each VSTART is a 12-bit value, allowing the start position to be placed anywhere in the line. There are five HDLEN Registers, one for each region. There is a total of 20 VSTART Registers: one for each V1-V4 output, for five different regions.
Note that the last line of the field is separately programmable using the HDLASTLEN Register.

The Sequence Pointer registers VxSPTRFIRST and VxSPTRSECOND assign the individual vertical sequences to each of the V-clock outputs (V1-V4) within a given region. Typically, only the SPTRFIRST Registers are used, with the SPTRSECOND Registers reserved for generating line-by-line alternation (see Vertical Sequence Alternation). Any of the 12 individual sequences may also be inverted using the VxINVFIRST and VxINVSECOND Registers, effectively doubling the number of sequences available. There is one SPTRFIRST Register for each V-output, for a total of four registers per region. If all five regions are used, there is a total of 20 SPTRFIRST Registers. There is also the same number of SPTRSECOND Registers, if alternation is required. Note that the SPTR Registers are four bits wide; if a value greater than 11 is programmed, the Vx output will be dc at the level of the VxINV Register.


Figure 20. Example of Inverted V1-V4 Signals Using One Individual Sequence with Inversion


PROGRAMMABLE SETTINGS FOR EACH REGION:
1: START POSITION OF SELECTED SEQUENCE IS SEPARATELY PROGRAMMABLE FOR EACH OUTPUT
2: HD LINE LENGTH
3: SEQUENCE POINTERS (SPTR) TO SELECT AN INDIVIDUAL SEQUENCE FOR EACH OUTPUT
4: ANY SEQUENCES MAY ALSO BE ALTERNATED FOR ADDITIONAL FLEXIBILITY
Figure 21. Individual Vertical Region Programmability

Table VIII. Individual Vertical Region Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| HDLEN | 12 b | $0-4095$ Pixels | HD Line Length for Lines in Each Region 0-4 |
| VxSTART | 12 b | $0-4095$ Pixel Location | Sequence Start Position for Each Vx Output in Each Region 0-4 <br> Sequence Pointer for Vx Output during Each Region 0-4 <br> VxSPTRFIRST |
| 4 b | Sequence 0-11 | (Can Be Used with SPTRSECOND for Alternation, See Text) <br> When High, the Polarity of Sequence VxSPTRFIRST Is Inverted |  |
| VxINVFIRST | 1 b | High/Low |  |

x is the V -output from 1-4.

## Complete Field: Combining the Regions

The individual regions are combined into a complete field readout by using region change positions (RCP) and region pointers (REGPTR). Figure 22 shows how each field is divided into multiple regions. This allows the user to change the vertical timing during various stages of the image readout. The boundaries of each region are defined by the sequence change positions (RCP). Each RCP is a 12-bit value representing the line number bounding the region. A total of seven RCPs allow up to eight
different region areas in the field to be defined. The first RCP is always hard-coded to zero, and the remaining seven are register programmable. Note that there are only five possible individual regions that can be defined, but the eight region areas allow the same region to be used in more than one place during the field. Within each region area, the region pointers specify which of the five individual regions will be used. There are eight region pointers, one for each region area. Table IX summarizes the registers for the region change positions and region pointers.


UP TO EIGHT V-CLOCK REGION AREAS MAY BE DEFINED WITHIN ONE FIELD BY USING THE REGION CHANGE POSITION AND THE REGION POINTERS.

Figure 22. Complete Field Using Multiple Region Areas
Table IX. Complete Vertical Field Registers

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| VTPRCP | 12 b | $0-4095$ Line Location | Region Change Position for each Region Area in Field |
| VTPREGPTR | 3 b | Region 0-4 | Region Pointer for each Region Area of Field |

## Vertical Sequence Alternation

The AD9891/AD9895 also supports line-by-line alternation of vertical sequences within any region, as shown in Figure 23. Table X summarizes the additional registers used to support different alternation patterns. To create an alternating vertical pattern,
the VxSPTRFIRST and VxSPTRSECOND Registers are programmed with the desired sequences to be alternated. The VTPALT Register must be set HIGH for that region to use alternation. If VTPALT is LOW, then the VxSPTRSECOND Registers will be ignored. Figure 24 shows an example of line-by-line alternation.


WHEN THE VTPALT REGISTER IS LOW (NO ALTERNATION), ONLY THE FIRST LINES ARE USED.
Figure 23. Use of Line Alteration in Vertical Sequencing


SEQUENCES MAY BE ALTERNATED WITHIN A REGION BY USING THE SPTRFIRST AND SPTRSECOND REGISTERS.
Figure 24. Example of Line Alteration within a Region
Table X. Vertical Sequence Alternation Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| VTPALT | 1 b | Enabled/Disabled | Enables the Line-by-Line Alternation (1 = Enabled) |
| VxSPTRFIRST | 4 b | Sequence 0-11 | SPTR for Vx Output during Each Region 0-4 for FIRST Lines |
| VxINVFIRST | 1 b | High/Low | When High, the Polarity of VxSPTRFIRST Is Inverted |
| VxSPTRSECOND | 4 b | Sequence $0-11$ | SPTR for Vx Output during Each Region 0-4 for SECOND Lines |
| VxINVSECOND | 1 b | High/Low | When High, the Polarity of VxSPTRSECOND Is Inverted |

x is the V -output from $1-4$.

## AD9891/AD9895

## Second Vertical Sequence During VSG Lines

Most CCDs require additional vertical timing during the sensor gate line. The AD9891/AD9895 supports the option to output a second set of sequences for V1-V4 during the line when the sensor gates VSG1-VSG4 are active. Figure 25 shows a typical VSG line, which includes two separate sets of vertical sequences on V1V4. The sequences at the start of the line are the same as those generated in the previous line. But the second sequence only occurs in the line where the VSG signals are active. To select the sequences used for the second sequence, the registers in Table XI are used. To enable the second set of sequences during the VSG line, the VTP_SGLINEMODE is set HIGH. As with the standard vertical regions, each V1-V4 output has an individual start position, programmed in the VxSTART_SGLINE Registers. Each V1-V4 output can select from the pool of 12 unique sequences using individual sequence pointer registers, VxSPTR_SGLINE. Also, any sequence may be inverted for a particular V1-V4 output by using the VxINV_SGLINE Registers.

## Vertical Sweep Mode Operation

The AD9891/AD9895 contains a special mode of vertical timing operation called Sweep Mode. This mode is used to generate a large number of repetitive pulses that span across multiple HD lines. One example of where this mode may be needed is at the start of the CCD readout operation. At the end of the image exposure, but before the image is transferred by the sensor gate
pulses, the vertical interline CCD Registers should be "clean" of all charge. This can be accomplished by quickly shifting out any charge with a long series of pulses on the V1-V4 outputs. Depending on the vertical resolution of the CCD, up to two or three thousand clock cycles will be needed to shift the charge out of each vertical CCD line. This operation will span across multiple HD line lengths. Normally, the AD9891/AD9895 sequences are contained within one HD line length. But when Sweep Mode is enabled, the HD boundaries will be ignored until the region is finished. To enable Sweep Mode within any region, program the appropriate SWEEP ( $0-4$ ) Registers to HIGH.
Figure 26 shows an example of the Sweep Mode operation. The number of vertical pulses needed will depend on the vertical resolution of the CCD. The V1-V4 output signals are generated using the Individual Vertical Sequence Registers (shown in Table VII). A single pulse is created using the first, second, and third toggle positions, and then the number of repeats is set to the number of vertical shifts required by the CCD. The maximum number of repeats is 4096 in this mode, using the VTPREP Register. This produces a pulse train of the appropriate length. Normally, the pulse train would be truncated at the end of the HD line length. But with Sweep Mode enabled for this region, the HD boundaries will be ignored. In Figure 26, the sweep region occupies 23 HD lines. After the Sweep Mode region is completed, normal sequence operation will resume in the next region.

Table XI. Second Vertical Sequence Registers During SG Lines

| Register Name | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| VTP_SGLINEMODE | 1 b | HIGH/LOW | To Turn on Second Sequences during SG Line, Set = HIGH |
| VxSTART_SGLINE | 12 b | $0-4095$ Pixel Location | Sequence Start Position for Each Vx Output for SG Line Sequence |
| VxSPTR_SGLINE | 4 b | $0-11$ Sequence \# | Sequence Pointer for Vx Output during second SG Line Sequence |
| VxINV_SGLINE | 1 b | HIGH/LOW | When HIGH, the Polarity of Sequence VxSPTRFIRST Is Inverted |

x is the V -output from 1-4.


Figure 25. Example of Second Sequences During Sensor Gate Line


Figure 26. Example of Sweep Region for High Speed Vertical Shift

## AD9891/AD9895

## Vertical Multiplier Mode

To generate very wide vertical timing pulses, a vertical region may be configured into Multiplier Mode. This mode uses the vertical sequence registers in a slightly different manner. Multiplier Mode can be used to support unusual CCD timing requirements, such as vertical pulses that are wider than a single HD line length.

The start polarity and toggle positions are still used in the same manner as the standard sequence generation, but the length is used differently. Instead of using the pixel counter (HD counter) to specify the toggle position locations (VTPTOG1, 2, 3) of the sequence, VTP length (VTPLEN) is multiplied by the VTPTOG position to allow very long sequences to be generated. To calculate the exact toggle position, counted in pixels after the start position:

## Multiplier Toggle Position $=V T P T O G \times V T P L E N$

Because the VTPTOG Register is multiplied by VTPLEN, the resolution of the toggle position placement is reduced. If $V T P L E N=4$, the toggle position accuracy is now reduced to 4 -pixel steps instead of single pixel steps. Table XII summarizes how the Individual Vertical Sequence Registers are programmed for Multiplier Mode operation. Note that the bit ranges for the VTPTOG and VTPREP Registers differ from the normal operation shown in Table VII. In Multiplier Mode, the VTPREP Register should always be programmed to the same value as the highest toggle position register.

The example shown in Figure 27 illustrates this operation. The first toggle position is 2 and the second toggle position is 9 . In Nonmultiplier Mode, this would cause the V-sequence to toggle at pixel 2 and then pixel 9 within a single HD line. However, now toggle positions are multiplied by the VTPLEN $=4$, so the first toggle occurs at pixel count $=8$, and the second toggle occurs at pixel count $=36$. Sweep Mode should be enabled to allow the toggle positions to cross the HD line boundaries.

## Frame Transfer CCD Mode

The AD9891/AD9895 may also be configured for use with frame transfer CCDs. In Frame Transfer CCD (FTCCD) Mode, an additional four vertical outputs are available for a total of eight outputs (V1-V8). In this case, V1-V4 are used for clocking the active image area, and V5-V8 are used for clocking the storage area. In FTCCD Mode, the sequences assigned to the V1-V4 outputs are duplicated at the V5-V8 outputs to allow the storage area to be clocked along with the image area. Individual masking of the V1-V4 and V5-V8 outputs allows for vertical decimation techniques during transfer from the image to the storage area. The additional outputs V5-V8 are available on four of the sensor gate output pins, VSG1-VSG4. Figure 28 shows an example of the eight V-clocks configured for use with a frame transfer CCD.


MULTIPLIER MODE VERTICAL SEQUENCE PROPERTIES:
1: START POLARITY (ABOVE: STARTPOL $=0$ )
2: 1ST, 2ND, AND 3RD TOGGLE POSITIONS (ABOVE: VTPTOG1 $=2$, VTPTOG2 $=9$
3: LENGTH, AF VTP COUNTER (ABOVE: VTPLEN = 4). THIS IS THE MINIMUM RESOLUTION FOR TOGGLE POSITION CHANGES.
4: TOGGLE POSITIONS OCCUR AT LOCATION EQUAL TO (VTPTOG $\times$ VTPLEN)
5: ENABLE SWEEP REGION ALLOWS THE COUNTERS TO CROSS THE HD BOUNDARIES
Figure 27. Example of Multiplier Region for Wide Vertical Pulse Timing
Table XII. Multiplier Mode and Sequence Register Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| MULTI | lb | HIGH/LOW | High Enables Multiplier Mode for Each Region 0-4 |
| VTPPOL | lb | HIGH/LOW | Starting Polarity of Vertical Transfer Pulse for Each Sequence 0-11 |
| VTPTOG1 | 12 b | $0-4095$ Pixel Location | First Toggle Position for Each Sequence 0-11 |
| VTPTOG2 | 12 b | $0-4095$ Pixel Location | Second Toggle Position for Each Sequence 0-11 |
| VTPTOG3 | 12 b | $0-4095$ Pixel Location | Third Toggle Position for Each Sequence 0-7 |
| VTPLEN | 10 b | $0-1023$ Pixels | "Multiplier" Factor for Repetition Counter |
| VTPREP | 12 b | $0-4096$ | Should Be Programmed to the Same Value as the Highest Toggle Position |



Figure 28. Example of Frame Transfer CCD Mode using V1-V8

The frame transfer CCD also requires additional timing control when decimating the image for Preview Mode. The AD9891/AD9895 contain registers to independently stop the operation of the V5-V8 outputs while the V1-V4 outputs continue to run or to stop the V1-V4 outputs, while the V5-V8 outputs remain operational. The FREEZE and RESUME Registers specify the pixel locations within each line of a region where the V1-V4 or V5-V8 clock outputs will start to hold their state, and where they will resume normal operation. FREEZE and RESUME can be used in any region during the frame readout.

Vertical Sensor Gate (Shift Gate) Timing
With an interline CCD, the vertical sensor gates (VSG) are used to transfer the pixel charges from the light-sensitive image area into the light-shielded vertical registers. When a mechanical shutter is not being used, this transfer will effectively end the exposure period during the image acquisition. From the light-shield vertical registers, the image is then read out line-by-line by using the vertical transfer pulses V1-V4 in conjunction with the high speed horizontal clocks.


1: START POLARITY OF PULSE 3: 2ND TOGGLE POSITION
2: 1ST TOGGLE POSITION
3: 2ND TOGGLE POSITION
4: ACTIVE LINE FOR VSG PULSE WITHIN THE FIELD

Figure 29. Vertical Sensor Gate Pulse Placement
Table XIII. Sensor Gate Register Parameters

| Register | Length | Range | Description |
| :--- | :--- | :--- | :--- |
| SGPOL | lb | High/Low | Sensor Gate Starting Polarity for Sequence 0-3 |
| SGTOG1 | 12 b | $0-4095$ Pixel Location | First Toggle Position for Sequence 0-11 |
| SGTOG2 | 12 b | $0-4095$ Pixel Location | Second Toggle Position for Sequence 0-11 |
| SGACTLINE | 12 b | $0-4095$ Pixel Location | Line in Field where VSG1-VSG8 Are Active |
| SGSEL | 2 b | Sequence 0-3 | Selects Sequence 0-3 for VSG1-VSG8 |
| SGMASK | 8 b | 8 Individual Bits | Masking for any of VSG1-VSG8 Signals (0 = On, 1 = Mask) |
|  |  |  |  |
| REV. A |  |  |  |


[^0]:    Specifications subject to change without notice.

[^1]:    NOTES
    ${ }^{1}$ See Figure 50 for circuit configuration.
    ${ }^{2} \mathrm{AI}=$ Analog Input, $\mathrm{AO}=$ Analog Output, DI $=$ Digital Input,
    DO = Digital Output, DIO = Digital Input/Output, $\mathrm{P}=$ Power.
    ${ }^{3}$ In Register Readback Mode
    ${ }^{4}$ In Frame Transfer CCD Mode

