

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









High Performance 8-Bit Display Interface

AD9980

FEATURES

95 MSPS maximum conversion rate
9% or less p-p PLL clock jitter at 95 MSPS
Automated offset adjustment
2:1 input mux
Power-down via dedicated pin or serial register
4:4:4, 4:2:2, and DDR output format modes
Variable output drive strength
Odd/even field detection
External clock input
Regenerated Hsync output
Programmable output high impedance control
Hsyncs per Vsyncs counter
Pb-free package

APPLICATIONS

Advanced TVs
Plasma display panels
LCD TV
HDTV
RGB graphics processing
LCD monitors and projectors
Scan converters

GENERAL DESCRIPTION

The AD9980 is a complete, 8-bit, 95 MSPS, monolithic analog interface optimized for capturing YPbPr video and RGB graphics signals. Its 95 MSPS encode rate capability and full-power analog bandwidth of 200 MHz supports all HDTV video modes and graphics resolutions up to XGA (1024 \times 768 at 85 Hz).

The AD9980 includes a 95 MHz triple ADC with an internal reference, a phase-locked loop (PLL), programmable gain, offset, and clamp controls. The user provides only 3.3 V and 1.8 V power supplies and an analog input. Three-state CMOS outputs may be powered from 1.8 V to 3.3 V.

The AD9980's on-chip PLL generates a sample clock from the three-level sync (for YPbPr video) or the horizontal sync (for RGB graphics). Sample clock output frequencies range from 10 MHz to 95 MHz. PLL clock jitter is 9% or less p-p typical at 95 MSPS.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

With internal Coast generation, the PLL maintains its output frequency in the absence of sync input. A 32-step sampling clock phase adjustment is provided. Output data, sync, and clock phase relationships are maintained.

The auto-offset feature can be enabled to automatically restore the signal reference levels and to automatically calibrate out any offset differences between the three channels. The AD9980 also offers full sync processing for composite sync and sync-ongreen applications. A clamp signal is generated internally or may be provided by the user through the CLAMP input pin.

Fabricated in an advanced CMOS process, the AD9980 is provided in a space-saving, 80-pin, Pb-free, LQFP surface mount plastic package. It is specified over the 0° C to $+70^{\circ}$ C temperature range.

AD9980* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS -

View a parametric search of comparable parts.

EVALUATION KITS

· AD9980 Evaluation Board

DOCUMENTATION

Application Notes

- AN-784: 10-Bit Interface Board for High Performance Display Interface Evaluation Boards
- AN-794: Implementing the Auto-Offset Function on the AD9980

Data Sheet

 AD9980: High Performance 8-Bit Display Interface Data Sheet

SOFTWARE AND SYSTEMS REQUIREMENTS 🖵

· AD988x Evaluation Tools Software Program

REFERENCE MATERIALS \Box

Informational

Advantiv[™] Advanced TV Solutions

Technical Articles

· Analysis of Common Failures of HDMI CT

DESIGN RESOURCES

- · AD9980 Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all AD9980 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK \Box

Submit feedback for this data sheet.




TABLE OF CONTENTS

Analog Interface specifications
Electrical Characteristics
Absolute Maximum Ratings
Explanation of Test Levels
ESD Caution5
Pin Configuration and Function Descriptions6
Design Guide
General Description
Digital Inputs10
Input Signal Handling10
Hsync and Vsync Inputs
Serial Control Port
Output Signal Handling10
Clamping
Gain and Offset Control11
Timing Diagrams
Hsync Timing
Coast Timing
Output Formatter
Two-Wire Serial Register Map
Detailed 2-Wire Serial Control Register Descriptions28
Chin Identification 28

	PLL Divider Control	. 28
	Clock Generator Control	. 28
	Phase Adjust	. 29
	Input Gain	. 29
	Input Offset	. 29
	Hsync Controls	. 29
	Vsync Controls	. 30
	Coast and Clamp Controls	. 31
	SOG Control	. 33
	Input and Power Control	. 33
	Output Control	. 34
	Sync Processing	. 35
	Detection Status	. 36
	Polarity Status	. 36
	Hsync Count	. 37
T	wo-Wire Serial Control Port	. 38
	Data Transfer via Serial Interface	. 38
	PCB Layout Recommendations	. 40
	PLL	. 40
C	Outline Dimensions	. 42
	Ordering Guide	42

REVISION HISTORY

1/05—Initial Version: Revision 0

ANALOG INTERFACE SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 $V_D = 3.3 \text{ V}, V_{DD} = 3.3 \text{ V}, PV_D = 1.8 \text{ V}, DAV_{DD} = 1.8 \text{ V}, ADC clock = maximum conversion rate, full temperature range} = 0^{\circ}C$ to $70^{\circ}C$.

Table 1.

Tuble 1.			AD	9980KSTZ	-80¹		AD9980KST	Z-95 ²	
Parameter	Temp	Test Level	Min	Тур	Max	Min	Тур	Max	Unit
RESOLUTION				·					
Number of Bits				8			8		Bits
LSB Size				0.39			0.39		% of
									Full
201010101									Scale
DC ACCURACY	2505	1.						. 75	LSB
Differential Nonlinearity 80 MSPS Conversion Rate	25°C Full	I VI		0.2 0.2	0.75 1.0		0.2 0.2	0.75 1.0	LSB
Differential Nonlinearity	25°C	''		0.2	1.0		0.2	1.5	LSB
95 MSPS Conversion Rate	Full	VI					0.75	2.25	LSB
Integral Nonlinearity	25°C	i i		±0.3	±1.0		±0.3	±1.0	LSB
80 MSPS Conversion Rate	Full	VI		±0.3	±1.3		±0.3	±1.3	
Integral Nonlinearity	25°C	1					±0.6	±2.25	LSB
95 MSPS Conversion Rate	Full	VI					±0.9	±3.2	
No Missing Codes	25°C	1	(Guarantee	d		Guarante	ed	
ANALOG INPUT									
Input Voltage Range									
Minimum	Full	VI			0.5			0.5	V p-p
Maximum	Full	VI	1.0			1.0			V p-p
Gain Tempco	25°C	V		105			105		ppm/°C
Input Bias Current	25°C	V			1			1	μΑ
	Full	V			1			1	μΑ
Input Full-Scale Matching	Full	VI		1	9		1	10	% FS
Offset Adjustment Range	Full	VI		44			44		% FS
SWITCHING PERFORMANCE									
Maximum Conversion Rate	Full	VI	80			95			MSPS
Minimum Conversion Rate	Full	IV			10			10	MSPS
Data to Clock Skew t _{SKEW}	Full	IV	-0.5		+2	-0.5		+2	ns
t _{BUFF}	Full	VI	4.7			4.7			μs
t _{stah}	Full	VI	4.0			4.0			μs
t _{DHO}	Full	VI	0			0			μs
t_DAL	Full	VI	4.7			4.7			μs
tdah	Full	VI	4.0			4.0			μs
t _{DSU}	Full	VI	250			250			Ns
tstasu	Full	VI	4.7			4.7			μs
t _{stosu}	Full	VI	4.0			4.0			μs
Maximum PLL Clock Rate	Full	VI	80		4.0	95		4.0	MHz
Minimum PLL Clock Rate	Full	IV		750	10		000	10	MHz
PLL Jitter	25°C	IV		750			980		ps p-p
C !: D! T	Full	IV		1.5			1.5		ps p-p
Sampling Phase Tempco	Full	IV		15			15		ps/°C
DIGITAL INPUTS ³	F "	,,	2.5]			
Input Voltage, High (V _{IH})	Full	VI	2.5		0.0	2.5		0.0	V
Input Voltage, Low (V _{IL})	Full	VI		0.3	0.8		0.2	0.8	- I
Input Current, High (I _H)	Full	V		-82			-82		μΑ
Input Caracitance	Full	V		82 2			82		μA
Input Capacitance	25°C	V		2			2		pF

			AD9980KSTZ-80 ¹			ΑI	AD9980KSTZ-95 ²		
Parameter	Temp	Test Level	Min	Тур	Max	Min	Тур	Max	Unit
DIGITAL OUTPUTS									
Output Voltage, High (Vон)	Full	VI	V _{DD} - 0.2			$V_{DD} - 0.1$			V
Output Voltage, Low (V _{OL})	Full	VI			0.2			0.1	V
Duty Cycle, DATACK	Full	IV		50			50		%
Output Coding				Binary			Binary		
POWER SUPPLY									
V _D Supply Voltage	Full	IV	3.13	3.3	3.47	3.13	3.3	3.47	V
V _{DD} Supply Voltage	Full	IV	1.7	3.3	3.47	1.7	3.3	3.47	V
PV _D Supply Voltage	Full	IV	1.7	1.8	1.9	1.7	1.8	1.9	V
DAV _D Supply Voltage	Full	IV	1.7	1.8	1.9	1.7	1.8	1.9	V
I _D Supply Current (V _D)	25°C	V		233			240		mA
IDD Supply Current (VDD)4	25°C	V		42			49		mA
IP _{VD} Supply Current (P _{VD})	25°C	V		11			8		mA
IDAV _D Supply Current (DAV _D)	25°C	V		10			12		mA
Total Power Dissipation	Full	VI		953	1070		993	1114	mW
Power-Down Supply Current	Full	VI		18	27		18	28	mA
Power-Down Dissipation	Full	VI		55	81		55	88	mW
DYNAMIC PERFORMANCE									
Analog Bandwidth, Full Power	25°C	V		200			200		MHz
Crosstalk	Full	V		60			60		dBc
THERMAL CHARACTERISTICS									
θ_{JC} , Junction-to-Case		V		16			16		°C/W
Thermal Resistance									
θ_{JA} , Junction-to-Ambient		V		35			35		°C/W
Thermal Resistance									

¹ Output drive strength = 0 was used for all 80 MHz parameters. ² Output drive strength = 1 was used for all 95 MHz parameters. ³ Digital inputs are HSYNC0, HSYNC1, VSYNC0, VSYNC1, SDA, SCL, EXTCLK, CLAMP, and PWRDN. ⁴ DATACK load = 10 pF, data load = 5 pF.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
V _D	3.6 V
V_{DD}	3.6 V
PV_D	1.98 V
DAV_{DD}	1.98 V
Analog Inputs	V_D to 0.0 V
REFHI	V_D to 0.0 V
REFCM	V_D to 0.0 V
REFLO	V_D to 0.0 V
Digital Inputs	5 V to 0.0 V
Digital Output Current	20 mA
Functional Temperature	−25°C to + 85°C
Storage Temperature	−65°C to + 150°C
Maximum Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

EXPLANATION OF TEST LEVELS Test Level

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Top View (Pin Down)

Table 3. Complete Pinout List

Pin Type	Mnemonic	Function	Value	Pin No.
Inputs	RAINO	Channel 0 Analog Input for Converter R	0.0 V to 1.0 V	14
	R _{AIN1}	Channel 1 Analog Input for Converter R	0.0 V to 1.0 V	16
	GAINO	Channel 0 Analog Input for Converter G	0.0 V to 1.0 V	6
	G _{AIN1}	Channel 1 Analog Input for Converter G	0.0 V to 1.0 V	10
	BAINO	Channel 0 Analog Input for Converter B	0.0 V to 1.0 V	2
	B _{AIN1}	Channel 1 Analog Input for Converter B	0.0 V to 1.0 V	4
	HSYNC0	Horizontal Sync Input for Channel 0	3.3 V CMOS	70
	HSYNC1	Horizontal Sync Input for Channel 1	3.3 V CMOS	68
	VSYNC0	Vertical Sync Input for Channel 0	3.3 V CMOS	71
	VSYNC1	Vertical Sync Input for Channel 1	3.3 V CMOS	69
	SOGIN0	Input for Sync-on-Green Channel 0	0.0 V to 1.0 V	8
	SOGIN1	Input for Sync-on-Green Channel 1	0.0 V to 1.0 V	12
	EXTCK	External Clock Input	3.3 V CMOS	72 ¹
	CLAMP	External Clamp Input Signal	3.3 V CMOS	73
	COAST	External PLL Coast Signal Input	3.3 V CMOS	72 ¹
	PWRDN	Power-Down Control	3.3 V CMOS	17
Outputs	RED [7:0]	Outputs of Converter R, Bit 7 is the MSB	3.3 V CMOS	28-35
-	GREEN [7:0]	Outputs of Converter G, Bit 7 is the MSB	3.3 V CMOS	42-49
	BLUE [7:0]	Outputs of Converter B, Bit 7 is the MSB	3.3 V CMOS	54–61
	DATACK	Data Output Clock	3.3 V CMOS	25

Pin Type	Mnemonic	Function	Value	Pin No.
	HSOUT	Hsync Output Clock (Phase-Aligned with DATACK)	3.3 V CMOS	23
	VSOUT	Vsync Output Clock	3.3 V CMOS	22 ²
	SOGOUT	Sync-on-Green Slicer Output	3.3 V CMOS	24
	O/E FIELD	Odd/Even Field Output	3.3 V CMOS	21
References	FILT	Connection for External Filter Components for Internal PLL		78
	REFLO	Connection for External Capacitor for Input Amplifier		18
	REFCM	Connection for External Capacitor for Input Amplifier		19
	REFHI	Connection for External Capacitor for Input Amplifier		20
Power Supply	V _D	Analog Power Supply	3.3 V	1, 5, 9, 13
	V_{DD}	Output Power Supply	1.8 V or 3.3 V	26, 38, 52, 64
	PV_D	PLL Power Supply	1.8 V	74, 76, 79
	DAV_{DD}	Digital Logic Power Supply	1.8 V	41
	GND	Ground	0 V	3, 7, 11, 15, 27, 39, 40, 53, 65, 75, 77, 80
Control	SDA	Serial Port Data I/O	3.3 V CMOS	66
	SCL	Serial Port Data Clock (100 kHz Maximum)	3.3 V CMOS	67
	A0	Serial Port Address Input	3.3 V CMOS	22 ²

 $^{^{\}rm 1}$ EXTCLK and COAST share the same pin. $^{\rm 2}$ VSOUT and A0 share the same pin.

Table 4. Pin Function Descriptions

Pin	Description
INPUTS	
RAINO	Analog Input for the Red Channel 0.
GAIN0	Analog Input for the Green Channel 0.
BAIN0	Analog Input for the Blue Channel 0.
RAIN1	Analog Input for the Red Channel 1.
GAIN1	Analog Input for the Green Channel 1.
BAIN1	Analog Input for the Blue Channel 1. High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. The three channels are identical and can be used for any colors, but colors are assigned for convenient reference. They accommodate input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to support clamp operation.
HSYNC0	Horizontal Sync Input Channel 0.
HSYNC1	Horizontal Sync Input Channel 1. These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency reference for pixel clock generation. The logic sense of this pin can be automatically determined by the chip or manually controlled by Serial Register 0x12, Bits [5:4] (Hsync polarity). Only the leading edge of Hsync is used by the PLL; the trailing edge is used in clamp timing. When Hsync polarity = 0, the falling edge of Hsync is used. When Hsync polarity = 1, the rising edge is active. The input includes a Schmitt trigger for noise immunity.
VSYNC0	Vertical Sync Input Channel 0.
VSYNC1	Vertical Sync Input Channel 1. These are the inputs for vertical sync and provide timing information for generation of the field (odd/even) and internal Coast generation. The logic sense of this pin can be automatically determined by the chip or manually controlled by Serial Register 0x14, Bits [5:4] (Vsync polarity).
SOGIN0	Sync-on-Green Input Channel 0.
SOGIN1	Sync-on-Green Input Channel 1. These inputs are provided to assist with processing signals with embedded sync, typically on the green channel. The pin is connected to a high speed comparator with an internally generated threshold. The threshold level can be programmed in 8 mV steps to any voltage between 8 mV and 256 mV above the negative peak of the input signal. The default voltage threshold is 128 mV. When connected to an ac-coupled graphics signal with embedded sync, it produces a noninverting digital output on SOGOUT. (This is usually a composite sync signal, containing both vertical and horizontal sync information that must be separated before passing the horizontal sync signal for Hsync processing.) When not used, this input should be left unconnected. For more details on this function and how it should be configured, refer to the Sync-on-Green section.
CLAMP	External Clamp Input (Optional). This logic input may be used to define the time during which the input signal is clamped to ground or midscale. It should be exercised when the reference dc level is known to be present on the analog input channels, typically during the back porch of the graphics signal. The CLAMP pin is enabled by setting the control bit clamp function to 1, (Register 0x18, Bit 4; default is 0). When disabled, this pin is ignored and the clamp timing is determined internally by counting a delay and duration from the trailing edge of the Hsync input. The logic sense of this pin can be automatically determined by the chip or controlled by clamp polarity Register 0x18, Bits [7:6]. When not used, this pin may be left unconnected (there is an internal pull-down resistor) and the clamp function programmed to 0.
EXTCLK/COAST	Coast Input to Clock Generator (Optional). This input may be used to cause the pixel clock generator to stop synchronizing with Hsync and continue producing a clock at its current frequency and phase. This is useful when processing signals from sources that fail to produce Hsync pulses during the vertical interval. The Coast signal is generally <i>not</i> required for PC-generated signals. The logic sense of this pin can be determined automatically or controlled by Coast polarity (Register 0x18, Bits [7:6]). When not used and EXTCLK is not used, this pin may be grounded and Coast polarity programmed to 1. Input Coast polarity defaults to 1 at power-up. This pin is shared with the EXTCLK function, which does not affect Coast functionality. For more details on EXTCLK, see the description in this section.
EXTCLK/COAST	External Clock. This allows the insertion of an external clock source rather than the internally generated, PLL locked clock. EXTCLK is enabled by programming Register 0x03, Bit 2 to 1. This pin is shared with the Coast function, which does not affect EXTCLK functionality. For more details on Coast, see the description in this section.
PWRDN	Power-Down Control. This pin can be used along with Register 0x1E, Bit 3 for manual power-down control. If manual power-down control is selected (Register 0x1E, Bit 4) and this pin is not used, it is recommended to set the pin polarity (Register 0x1E, Bit 2) to active high and hardwire this pin to ground with a 10 k Ω resistor.
REFLO REFCM REFHI	Input Amplifier Reference. REFLO and REFHI are connected together through a 10 μ F capacitor; REFCM is connected through a 10 μ F capacitor to ground. These are used for stability in the input PGA (programmable gain amplifier) circuitry. See Figure 5.

Pin	Description
FILT	External Filter Connection. For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure 7 to this pin. For optimal performance, minimize noise and parasitics on this node. For more information see the PCB Layout Recommendations section.
OUTPUTS	
HSOUT	Horizontal Sync Output. A reconstructed and phase-aligned version of the Hsync input. Both the polarity and duration of this output can be programmed via serial bus registers. By maintaining alignment with DATACK and Data Outputs, data timing with respect to Hsync can always be determined.
VSOUT/A0	Vertical Sync Output. Pin shared with A0, serial port address. This can be either a separated Vsync from a composite signal or a direct pass through of the Vsync signal. The polarity of this output can be controlled via a serial bus bit. The placement and duration in all modes can be set by the graphics transmitter or the duration can be set by Register 0x14 and Register 0x15. This pin is shared with the A0 function, which does not affect Vsync output functionality. For more details on A0, see the description in the Serial Control Port section.
SOGOUT	Sync-On-Green Slicer Output. This pin outputs one of four possible signals (controlled by Register 0x1D, Bits [1:0]): raw SOG, raw Hsync, regenerated Hsync from the filter, or the filtered Hsync. See the sync processing block diagram (Figure 8) to view how this pin is connected. (Besides slicing off SOG, the output from this pin gets no other additional processing on the AD9980. Vsync separation is performed via the sync separator.)
O/E FIELD	Odd/Even Field Bit for Interlaced Video. This output will identify whether the current field (in an interlaced signal) is odd or even.
SERIAL PORT	
SDA	Serial Port Data I/O.
SCL	Serial Port Data Clock.
VSOUT/A0	Serial Port Address Input 0. Pin shared with VSOUT. This pin selects the LSB of the serial port device address, allowing two Analog Devices parts to be on the same serial bus. A high impedance external pull-up resistor enables this pin to be read at power-up as 1, or a high impedance, external pull-down resistor enables this pin to be read at power-up as a 0 and not interfere with the VSOUT functionality. For more details on VSOUT, see the Outputs section in this table.
DATA OUTPUTS	
RED [7:0]	Data Output, Red Channel.
GREEN [7:0]	Data Output, Green Channel.
BLUE [7:0]	Data Output, Blue Channel. The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is fixed. When the sampling time is changed by adjusting the phase register, the output timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing relationship among the signals is maintained.
DATA CLOCK OUTPUT	
DATACK	Data Clock Output. This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible output clocks can be selected with Register 0x20, Bits [7:6]. Three of these are related to the pixel clock (pixel clock, 90° phase-shifted pixel clock, and 2× frequency pixel clock). They are produced either by the internal PLL clock generator or EXTCLK and are synchronous with the pixel sampling clock. The fourth option for the data clock output is an internally generated 40 MHz clock. The sampling time of the internal pixel clock can be changed by adjusting the phase register (Register 0x04). When this is changed, the pixel related DATACK timing is also shifted. The Data, DATACK, and HSOUT outputs are all moved so that the timing relationship among the signals is maintained.
POWER SUPPLY	
V _D (3.3 V)	Main Power Supply. These pins supply power to the main elements of the circuit. They should be as quiet and filtered as possible.
V _{DD} (1.8 V to 3.3 V)	Digital Output Power Supply. A large number of output pins (up to 29) switching at high speed (up to 95 MHz) generate a lot of power supply transients (noise). These supply pins are identified separately from the V_D pins, so special care can be taken to minimize output noise transferred into the sensitive analog circuitry. If the AD9980 is interfacing with lower voltage logic, V_{DD} may be connected to a lower supply voltage (as low as 1.8 V) for compatibility.
PV _D (1.8 V)	Clock Generator Power Supply. The most sensitive portion of the AD9980 is the clock generation circuitry. These pins provide power to the clock PLL and help the user design for optimal performance. The designer should provide quiet, noise-free power to these pins.
DAV _{DD} (1.8 V)	Digital Input Power Supply. This supplies power to the digital logic.
GND	Ground. The ground return for all circuitry on-chip. It is recommended that the AD9980 be assembled on a single solid ground plane, with careful attention to ground current paths.

DESIGN GUIDE

GENERAL DESCRIPTION

The AD9980 is a fully integrated solution for capturing analog RGB or YPbPr signals and digitizing them for display on advanced TVs, flat panel monitors, projectors, and other types of digital displays. Implemented in a high-performance CMOS process, the interface can capture signals with pixel rates of up to 95 MHz.

The AD9980 includes all necessary input buffering, signal dc restoration (clamping), offset and gain (brightness and contrast) adjustment, pixel clock generation, sampling phase control, and output data formatting. All controls are programmable via a two-wire serial interface (I^2C^*). Full integration of these sensitive analog functions makes system design straightforward and less sensitive to the physical and electrical environment.

With a typical power dissipation of less than 900 mW and an operating temperature range of 0°C to 70°C, the device requires no special environmental considerations.

DIGITAL INPUTS

All digital inputs on the AD9980 operate to 3.3 V CMOS levels. The following digital inputs are 5 V tolerant (Applying 5 V to them does not cause any damage): HSYNC0, HSYNC1, VSYNC0, VSYNC1, SOGIN0, SOGIN1, SDA, SCL and CLAMP.

INPUT SIGNAL HANDLING

The AD9980 has six high-impedance analog input pins for the red, green, and blue channels. They accommodate signals ranging from 0.5~V to 1.0~V p-p.

Signals are typically brought onto the interface board with a DVI-I connector, a 15-pin D connector, or RCA connectors. The AD9980 should be located as close as possible to the input connector. Signals should be routed using matched-impedance traces (normally 75 Ω) to the IC input pins.

At the input pins the signal should be resistively terminated (75 Ω to the signal ground return) and capacitively coupled to the AD9980 inputs through 47 nF capacitors. These capacitors form part of the dc restoration circuit.

In an ideal world of perfectly matched impedances, the best performance can be obtained with the widest possible signal bandwidth. The wide bandwidth inputs of the AD9980 (200 MHz) can continuously track the input signal as it moves from one pixel level to the next and can digitize the pixel during a long, flat pixel time. In many systems, however, there are mismatches, reflections, and noise, which can result in excessive ringing and distortion of the input waveform. This makes it more difficult to establish a sampling phase that provides good image quality. It has been shown that a small inductor in series with the input is effective in rolling off the input bandwidth

slightly and providing a high quality signal over a wider range of conditions. Using a Fair-Rite #2508051217Z0 high speed, signal chip bead inductor in the circuit shown in Figure 3 gives good results in most applications.




Figure 3. Analog Input Interface Circuit

HSYNC AND VSYNC INPUTS

The interface also accepts Hsync and vertical sync period (Vsync) signals, which are used to generate the pixel clock, clamp timing, Coast and field information. These can be either a sync signal directly from the graphics source, or a preprocessed TTL or CMOS level signal.

The Hsync input includes a Schmitt trigger buffer for immunity to noise and signals with long rise times. In typical PC-based graphic systems, the sync signals are simply TTL-level drivers feeding unshielded wires in the monitor cable. As such, no termination is required.

SERIAL CONTROL PORT

The serial control port is designed for 3.3 V logic; however, it is tolerant of 5 V logic signals.

OUTPUT SIGNAL HANDLING

The digital outputs are designed to operate from 1.8 V to 3.3 V ($V_{\rm DD}$).

CLAMPING RGB Clamping

To properly digitize the incoming signal, the dc offset of the input must be adjusted to fit the range of the on-board ADCs.

Most graphics systems produce RGB signals with black at ground and white at approximately 0.75 V. However, if sync signals are embedded in the graphics, the sync tip is often at ground and black is at 300 mV. Then white is at approximately 1.0 V. Some common RGB line amplifier boxes use emitterfollower buffers to split signals and increase drive capability. This introduces a 700 mV dc offset to the signal, which must be removed for proper capture by the AD9980.

The key to clamping is to identify a portion (time) of the signal when the graphic system is known to be producing black. An offset is then introduced that results in the ADCs producing a black output (Code 0x00) when the known black input is present. The offset then remains in place when other signal levels are processed, and the entire signal is shifted to eliminate offset errors.

In most PC graphics systems, black is transmitted between active video lines. With CRT displays, when the electron beam has completed writing a horizontal line on the screen (at the right side), the beam is deflected quickly to the left side of the screen (called horizontal retrace) and a black signal is provided to prevent the beam from disturbing the image.

In systems with embedded sync, a blacker-than-black signal (Hsync) is produced briefly to signal the CRT that it is time to begin a retrace. Because the input is not at black level at this time, it is important to avoid clamping during Hsync. Fortunately, there is virtually always a period following Hsync, called the 'back porch', where a good black reference is provided. This is the time when clamping should be done.

The clamp timing can be established by simply exercising the CLAMP pin at the appropriate time with clamp source (Register 0x18, Bit 4) = 1. The polarity of this signal is set by the clamp polarity bit (Register 0x18, Bits [7:6]).

A simpler method of clamp timing uses the AD9980's internal clamp timing generator. The clamp placement register (Register 0x19) is programmed with the number of pixel periods that should pass after the trailing edge of Hsync before clamping starts. A second register, clamp duration, (Register 0x1A) sets the duration of the clamp. These are both 8-bit values, providing considerable flexibility in clamp generation. The clamp timing is referenced to the trailing edge of Hsync because, though Hsync duration can vary widely, the back porch (black reference) always follows Hsync. A good starting point for establishing clamping is to set the clamp placement to 0x04 (providing 4 pixel periods for the graphics signal to stabilize after sync) and set the clamp duration to 0x28 (giving the clamp 40 pixel periods to reestablish the black reference).

Clamping is accomplished by placing an appropriate charge on the external input coupling capacitor. The value of this capacitor affects the performance of the clamp. If it is too small, there will be a significant amplitude change during a horizontal line time (between clamping intervals). If the capacitor is too large, then it will take excessively long for the clamp to recover from a large change in incoming signal offset. The recommended value (47 nF) results in recovering from a step error of 100 mV to within ½ LSB in 20 lines with a clamp duration of 20 pixel periods on a 85 Hz XGA signal.

YPbPr Clamping

YPbPr graphic signals are slightly different from RGB signals in that the dc reference level (black level in RGB signals) for the color difference signals is at the midpoint of the video signal rather than at the bottom. The three inputs are composed of luminance (Y) and color difference (Pb and Pr) signals. For the color difference signals it is necessary to clamp to the midscale range of the ADC range (128) rather than at the bottom of the ADC range (0) while the Y channel is clamped to ground.

Clamping to midscale rather than ground can be accomplished by setting the clamp select bits in the serial bus register. Each of the three converters has its own selection bit so that they can be independently clamped to either midscale or ground. These bits are located in Register 0x18, Bits [3:1]. The midscale reference voltage is internally generated for each converter.

GAIN AND OFFSET CONTROL

The AD9980 contains three PGAs, one for each of the three analog inputs. The range of the PGA is sufficient to accommodate input signals with inputs ranging from 0.5 V to 1.0 V full scale. The gain is set in three 7-bit registers (red gain [0x05], green gain [0x07], blue gain [0x09]). For each register, a gain setting of 0 corresponds to the highest gain, while a gain setting of 127 corresponds to the lowest gain. Note that increasing the gain setting results in an image with less contrast.

The offset control shifts the analog input, resulting in a change in brightness. Three 9-bit registers (red offset [0x0B, 0x0C], green offset [0x0D, 0x0E], blue offset [0x0F, 0x10]) provide independent settings for each channel. The function of the offset register depends on whether auto-offset is enabled (Register 0x1B, Bit 5).

If manual offset is used, seven bits of the offset registers (for the red channel Register 0x0B, Bits [6:0] control the absolute offset added to the channel. The offset control provides ± 63 LSBs of adjustment range, with one LSB of offset corresponding to one LSB of output code.

Automatic Offset

In addition to the manual offset adjustment mode, the AD9980 also includes circuitry to automatically calibrate the offset for each channel. By monitoring the output of each ADC during the back porch of the input signals, the AD9980 can self-adjust to eliminate any offset errors in its own ADC channels and any offset errors present on the incoming graphics or video signals.

To activate the auto-offset mode, set Register 0x1B, Bit 5 to 1. Next, the target code registers (0x0B through 0x10) must be programmed. The values programmed into the target code registers should be the output code desired from the AD9980 ADCs, which are generated during the back porch reference time. For example, for RGB signals, all three registers are normally programmed to Code 1, while for YPbPr signals the green (Y) channel is normally programmed to Code 1 and the blue and red channels (Pb and Pr) are normally set to 128. The target code registers have nine bits per channel and are in twos complement format. This allows any value between -256 and +255 to be programmed. Although any value in this range can be programmed, the AD9980's offset range may not be able to reach every value. Intended target code values range from (but are not limited to) -40 to -1 and +1 to +40 when ground clamping and +88 to +168 when midscale clamping. (Note that a target code of 0 is not valid.)

Negative target codes are included in order to duplicate a feature that is present with manual offset adjustment. The benefit that is being mimicked is the ability to easily adjust brightness on a display. By setting the target code to a value that does not correspond to the ideal ADC range, the end result is an image that is either brighter or darker. A target code higher than ideal results in a brighter image while a target code lower than ideal results in a darker image.

The ability to program a target code gives a large degree of freedom and flexibility. While in most cases all channels will be set to either 1 or 128, the flexibility to select other values allows for the possibility of inserting intentional skews between channels. It also allows the ADC range to be skewed so that voltages outside of the normal range can be digitized. For example, setting the target code to 40 allows the sync tip, which is normally below black level, to be digitized and evaluated.

The internal logic for the auto-offset circuit requires 16 data clock cycles to perform its function. This operation is executed immediately after the clamping pulse. Therefore, it is important to end the clamping pulse signal at least 16 data clock cycles before active video. This is true whether using the AD9980's internal clamp circuit or an external clamp signal. The auto-offset function can be programmed to run continuously or on a one-time basis (see auto-offset hold, Register 0x2C, Bit 4). In continuous mode, the update frequency can be programmed (Register 0x1B, Bits [4:3]). Continuous operation with updates every 64 Hsyncs is recommended.

A guideline for basic auto-offset operation is shown in Table 5 and Table 6.

Table 5. RGB Auto-Offset Register Settings

Register	Value	Comments
negistei	value	Comments
0x0B	0x02	Sets red target to 4
0x0C	0x00	Must be written
0x0D	0x02	Sets green target to 4
0x0E	0x00	Must be written
0x0F	0x02	Sets blue target to 4
0x10	0x00	Must be written
0x18, Bits [3:1]	000	Sets red, green, and blue
		channels to ground clamp
0x1B, Bit [5:3]	110	Selects update rate and
		enables auto-offset.

Table 6. PbPr Auto-Offset Register Settings

Register	Value	Comments
0x0B	0x40	Sets Pr (red) target to 128
0x0C	0x00	Must be written
0x0D	0x02	Sets Y (green) target to 4
0x0E	0x00	Must be written
0x0F	0x40	Sets Pb (blue) target to 128
0x10	0x00	Must be written
0x18 Bits [3:1]	101	Sets Pb, Pr to midscale clamp
		and Y to ground clamp
0x1B, Bit [5:3]	110	Selects update rate and
		enables auto-offset

Sync-on-Green

The sync-on-green input operates in two steps. First, it sets a baseline clamp level off of the incoming video signal with a negative peak detector. Second, it sets the sync trigger level to a programmable (Register 0x1D, Bits [7:3]) level (typically 128 mV) above the negative peak. The sync-on-green input must be ac-coupled to the green analog input through its own capacitor. The value of the capacitor must be 1 nF $\pm 20\%$. If sync-on-green is not used, this connection is not required. The sync-on-green signal always has negative polarity.




Figure 4. Typical Input Configuration

Reference Bypassing

REFLO and REFHI are connected to each other through a 10 μF capacitor. REFCM is connected to ground through a 10 μF capacitor. These references are used by the input PGA circuitry.




Figure 5. Input Amplifier Reference Capacitors

Clock Generation

A PLL is employed to generate the pixel clock. The Hsync input provides a reference frequency to the PLL. A voltage controlled oscillator (VCO) generates a much higher pixel clock frequency. This pixel clock is divided by the PLL divide value (Register 0x01 and Register 0x02) and phase-compared with the Hsync input. Any error is used to shift the VCO frequency and maintain lock between the two signals.

The stability of this clock is a very important element in providing the clearest and most stable image. During each pixel time, there is a period during which the signal is slewing from the old pixel amplitude and settling at its new value. Then there is a time when the input voltage is stable, before the signal must slew to a new value (see Figure 6). The ratio of the slewing time to the stable time is a function of the bandwidth of the graphics DAC and the bandwidth of the transmission system (cable and termination). It is also a function of the overall pixel rate. Clearly, if the dynamic characteristics of the system remain fixed, then the slewing and settling time is likewise fixed. This time must be subtracted from the total pixel period, leaving the stable period. At higher pixel frequencies, the total cycle time is shorter and the stable pixel time also becomes shorter.




Figure 6. Pixel Sampling Times

Any jitter in the clock reduces the precision with which the sampling time can be determined and must also be subtracted from the stable pixel time. Considerable care has been taken in the design of the AD9980's clock generation circuit to minimize jitter. The clock jitter of the AD9980 is 9% or less of the total pixel time in all operating modes, making the reduction in the valid sampling time due to jitter negligible.

The PLL characteristics are determined by the loop filter design, the PLL Charge Pump Current, and the VCO range setting. The loop filter design is illustrated in Figure 7. Recommended settings of VCO range and charge pump current for VESA standard display modes are listed in Table 9.




Figure 7. PLL Loop Filter Detail

Four programmable registers are provided to optimize the performance of the PLL. These registers are

- 1. The 12-Bit Divisor Register. The input Hsync frequencies can accommodate any Hsync as long as the product of the Hsync and the PLL divisor falls within the operating range of the VCO. The PLL multiplies the frequency of the Hsync signal, producing pixel clock frequencies in the range of 10 MHz to 95 MHz. The divisor register controls the exact multiplication factor. This register may be set to any value between 2 and 4095 as long as the output frequency is within range.
- The 2-Bit VCO Range Register. To improve the noise performance of the AD9980, the VCO operating frequency range is divided into four overlapping regions. The VCO

range register sets this operating range. The frequency ranges for the four regions are shown in Table 7.

Table 7. VCO Frequency Ranges

PV1	PV0	Pixel Clock Range (MHz)	KVCO Gain (MHz/V)
0	0	10 to 21	150
0	1	21 to 42	150
1	0	42 to 84	150
1	1	84 to 95	150

The 3-bit Charge Pump Current Register. This register varies the current that drives the low-pass loop filter. The possible current values are listed in Table 8.

Table 8. Charge Pump Current/Control Bits

	0		.,	
lp2	lp1	lp0	Current (μA)	,
0	0	0	50	
0	0	1	100	
0	1	0	150	
0	1	1	250	
1	0	0	350	
1	0	1	500	
1	1	0	750	
1	1	1	1500	

The 5-bit Phase Adjust Register. The phase of the generated sampling clock may be shifted to locate an optimum sampling point within a clock cycle. The phase adjust register provides 32 phase-shift steps of 11.25° each. The Hsync signal with an identical phase shift is available through the HSOUT pin. Phase adjust is still available if an external pixel clock is used. The COAST pin or internal Coast is used to allow the PLL to continue to run at the same frequency in the absence of the incoming Hsync signal or during disturbances in Hsync (such as from equalization pulses). This may be used during the vertical sync period or at any other time that the Hsync signal is unavailable. The polarity of the Coast signal may be set through the Coast polarity register (Register 0x18, Bits [6:5]). Also, the polarity of the Hsync signal may be set through the Hsync polarity register (Register 0x12, Bits [5:4]). For both Hsync and Coast, a value of 1 is active high. The internal Coast function is driven off of the Vsync signal, which is typically a time when Hsync signals may be disrupted with extra equalization pulses.

Table 9. Recommended VCO Range and Charge Pump and Current Settings for Standard Display Formats

		Refresh Rate	Horizontal Frequency	Pixel Rate	PLL		
Standard	Resolution	(Hz)	(kHz)	(MHZ)	Divider	VCORNGE	Current
VGA	640×480	60	31.500	25.175	800	01	100
		72	37.700	31.500	832	01	100
		75	37.500	31.500	840	01	100
		85	43.300	36.000	832	01	101
SVGA	800 × 600	56	35.100	36.000	1024	01	101
		60	37.900	40.000	1056	01	100
		72	48.100	50.000	1040	10	100
		75	46.900	49.500	1056	10	100
		85	53.700	56.250	1048	10	100
XGA	1024 × 768	60	48.400	65.000	1344	10	101
		70	56.500	75.000	1328	10	110
		75	60.000	78.750	1312	10	110
		80	64.000	85.500	1336	11	100
		85	68.300	94.500	1376	11	100
TV	480i	30	15.750	13.510	858	00	100
	480p	60	31.470	27.000	858	01	100
	576i	30	15.625	13.500	864	00	100
	576p	60	31.250	27.000	864	01	100
	720p	60	45.000	74.250	1650	10	101
	1035i	30	33.750	74.250	2200	10	101
	1080i	60	33.750	74.250	2200	10	101




Figure 8. Sync Processing Block Diagram

Sync Processing

The inputs of the sync processing section of the AD9980 are combinations of digital Hsyncs and Vsyncs, analog sync-ongreen, or sync-on-Y signals, and an optional external Coast signal. From these signals it generates a precise, jitter-free (9% or less at 95 MHz) clock from its PLL; an odd-/even-field signal; Hsync and Vsync out signals; a count of Hsyncs per Vsync; and a programmable SOG output. The main sync processing blocks are the sync slicer, sync separator, Hsync filter, Hsync regenerator, Vsync filter, and Coast generator.

The sync slicer extracts the sync signal from the green graphics or luminance video signal that is connected to the SOGIN input and outputs a digital composite sync. The sync separator's task is to extract V sync from the composite sync signal, which can come from either the sync slicer or the Hsync input. The Hsync filter is used to eliminate any extraneous pulses from the Hsync or SOGIN inputs, outputting a clean, low-jitter signal that is appropriate for mode detection and clock generation. The Hsync regenerator is used to recreate a clean, although not low

jitter, Hsync signal that can be used for mode detection and counting Hsyncs per Vsync. The Vsync filter is used to eliminate spurious Vsyncs, maintain a stable timing relationship between the Vsync and Hsync output signals, and generate the odd/even field output. The Coast generator creates a robust Coast signal that allows the PLL to maintain its frequency in the absence of Hsync pulses.

Sync Slicer

The purpose of the sync slicer is to extract the sync signal from the green graphics or luminance video signal that is connected to the SOGIN input. The sync signal is extracted in a two step process. First, the SOG input is clamped to its negative peak, (typically 0.3 V below the black level). Next, the signal goes to a comparator with a variable trigger level (set by Register 0x1D, Bits [7:3]), but nominally 0.128 V above the clamped level. The sync slicer output is a digital composite sync signal containing both Hsync and Vsync information (see Figure 9).




Figure 9. Sync Slicer and Sync Separator Output

Sync Separator

As part of sync processing, the sync separator's task is to extract V sync from the composite sync signal. It works on the idea that the V sync signal stays active for a much longer time than the H sync signal. By using a digital low-pass filter and a digital comparator, it rejects pulses with small durations (such as H syncs and equalization pulses) and only passes pulses with large durations, such as V sync (see Figure 9).

The threshold of the digital comparator is programmable for maximum flexibility. To program the threshold duration, write a value (N) to Register 0x11. The resulting pulse width will be N \times 200 ns. So, if N = 5 the digital comparator threshold will be 1 μs . Any pulses less than 1 μs are rejected, while any pulse greater than 1 μs passes through.

There are two things to keep in mind when using the sync separator. First, the resulting clean Vsync output will be delayed from the original Vsync by a duration equal to the digital comparator threshold (N \times 200 ns). Second, there is some variability to the 200 ns multiplier value. The maximum variability over all operating conditions will be $\pm 20\%$ (160 ns to 240 ns). Since normal Vsync and Hsync pulse widths differ by a factor of about 500 or more, the 20% variability is not an issue.

Hsync Filter and Regenerator

The Hsync filter is used to eliminate any extraneous pulses from the Hsync or SOGIN inputs, outputting a clean, low-jitter signal that is appropriate for mode detection and clock generation. The Hsync regenerator is used to recreate a clean, although not low jitter, Hsync signal that can be used for mode detection and counting Hsyncs per Vsync. The Hsync regenerator has a high degree of tolerance to extraneous and missing pulses on the Hsync input, but is not appropriate for use by the PLL in creating the pixel clock due to jitter.

The Hsync regenerator runs automatically and requires no setup to operate. The Hsync filter requires the setting up of a filter window. The filter window sets a periodic window of time around the regenerated Hsync leading edge where valid Hsyncs are allowed to occur. The general idea is that extraneous pulses on the sync input will occur outside of this filter window and thus will be filtered out. In order to set the filter window timing, program a value (x) into Register 0x23. The resulting filter window time is $\pm x$ times 25 ns around the regenerated Hsync leading edge. Just as for the sync separator threshold multiplier, allow a $\pm 20\%$ variance in the 25 ns multiplier to account for all operating conditions (20 nS to 30 ns range).

A second output from the Hsync filter is a status bit (Register 0x25, Bit 1) that tells whether extraneous pulses are present on the incoming sync signal. Extraneous pulses are often included for copy protection purposes; this status bit can be used to detect that.

The filtered Hsync (rather than the raw Hsync/SOGIN signal) for pixel clock generation by the PLL is controlled by Register 0x20, Bit 2. The regenerated Hsync (rather than the raw Hsync/ SOGIN signal) for the sync processing is controlled by Register 0x20, Bit 1. Use of the filtered Hsync and regenerated Hsync is recommended. See Figure 10 for an illustration of a filtered Hsync.




Figure 10. Sync Processing Filter

Vsync Filter and Odd/Even Fields

The Vsync filter is used to eliminate spurious Vsyncs, maintain a stable timing relationship between the Vsync and Hsync output signals, and generate the odd/even field output.

The filter works by examining the placement of Vsync with respect to Hsync, and if necessary, slightly shifting it in time. The goal is to keep the Vsync and Hsync leading edges from switching at the same time, eliminating confusion as to when the first line of a frame occurs. Enable the Vsync filter with Register 0x14, Bit 2. Use of the Vsync filter is recom-mended for all cases, including interlaced video, and is required when using the Hsync per Vsync counter. Figure 12 illustrates even/odd field determination in two situations.




Figure 11.




Figure 12. Vsync Filter—Odd/Even

Power Management

To meet display requirements for low standby power, the AD9980 includes a power-down mode. The power-down state can be controlled manually (with Pin 17 or Register 0x1E, Bit 3), or completely automatically by the chip. If automatic control is selected (0x1E, Bit 4), the AD9980's decision is based on the status of the sync detect bits (Register 0x24, Bits 2, 3, 6, and 7). If either an Hsync or a sync-on-green input is detected on any input, the chip powers up, otherwise it powers down. If manual control is desired, the AD9980 includes the flexibility of control with both a dedicated pin and a register bit. The dedicated pin allows a hardware watchdog circuit to control power-down, while the register bit allows power-down to be controlled by software. With manual power-down control, the polarity of

the power-down pin must be set (0x1E, Bit 2) regardless of whether the pin is used. If unused, it is recommended to set the polarity to active high and hardwire the pin to ground with a 10 $k\Omega$ resistor.

In power-down mode, there are several circuits that continue to operate normally. The serial register and sync detect circuits maintain power so that the AD9980 can be woken up from its power-down state. The bandgap circuit maintains power because it is needed for sync detection. The sync-on-green and SOGOUT functions continue to operate because the SOGOUT output is needed when sync detection is performed by a secondary chip. All of these circuits require minimal power to operate. Typical standby power on the AD9980 is about 50 mW.

There are two options that can be selected when in power-down. These are controlled by Bits 0 and 1 in Register 0x1E. The first is to determine whether the SOGOUT pin is put in high impedance or not. In most cases, SOGOUT is not put in high impedance during normal operation. The option to put SOGOUT in high impedance is included mainly to allow for factory testing modes. The second option is to keep the AD9980 powered up and only put the outputs in high impedance. This option is useful when the data outputs from two chips are connected on a PCB and the user wants to switch instantaneously between the two.

Table 10.Power-Down Control and Mode Descriptions

		Inputs		
Mode	Auto Power-Down Control ¹	Power-Down ²	Sync Detect ³	Powered-On or Comments
Power-Up	1	Х	1	Everything
Power-Down	1	X	0	Only the serial bus, sync activity detect, SOG, bandgap reference
Power-Up	0	0	Χ	Everything
Power-Down	0	1	X	Only the serial bus, sync activity detect, SOG, bandgap reference

¹ Auto power-down control is set by Register 0x1E, Bit 4.

² Power-down is controlled by OR'ing Pin 17 with Register 0x1E, Bit 3. The polarity of Pin 17 is set by Register 0x1E, Bit 2.

³ Sync detect is determined by OR'ing Register 0x24, Bits 2, 3, 6, and 7.

TIMING DIAGRAMS

The following timing diagrams show the operation of the AD9980. The output data clock signal is created so that its rising edge always occurs between data transitions and can be used to

latch the output data externally. There is a pipeline in the AD9980, which must be flushed before valid data becomes available. This means six data sets are presented before valid data is available.




Figure 13. Output Timing





Figure 14. 4:4:4 Timing Mode



- 1. PIXEL AFTER HSOUT CORRESONDS TO BLUE INPUT.
 2. EVEN NUMBER OF PIXEL DELAY BETWEEN HSOUT AND DATAOUT (6 FOR THE AD9980).

Figure 15. 4:2:2 Timing Mode




Figure 16. DDR Timing Mode

HSYNC TIMING

The Hsync is processed in the AD9980 to eliminate ambiguity in the timing of the leading edge with respect to the phase-delayed pixel clock and data.

The Hsync input is used as a reference to generate the pixel sampling clock. The sampling phase can be adjusted with respect to Hsync through a full 360° in 32 steps via the phase adjust register (to optimize the pixel sampling time). Display systems use Hsync to align memory and display write cycles, so it is important to have a stable timing relationship between Hsync output (HSOUT) and the data clock (DATACK).

Three things happen to Hsync in the AD9980. First, the polarity of Hsync input is determined and thus has a known output polarity. The known output polarity can be programmed either active high or active low (Register 0x12, Bit 3). Second, HSOUT is aligned with DATACK and data outputs. Third, the duration of HSOUT (in pixel clocks) is set via Register 0x13. HSOUT is the sync signal that should be used to drive the rest of the display system.

COAST TIMING

In most computer systems, the Hsync signal is continuously provided on a dedicated wire. In these systems, the Coast input and function are unnecessary and should not be used.

In some systems, however, Hsync is disturbed during Vsync. In some cases, Hsync pulses disappear. In other systems, such as those that employ composite sync (Csync) signals or embedded sync-on-green, Hsync may include equalization pulses or other distortions during Vsync. To avoid upsetting the clock generator during Vsync, it is important to ignore these distortions. If the pixel clock PLL sees extraneous pulses, it attempts to lock to this new frequency, and will change frequency by the end of the Vsync period. It then takes a few lines of correct Hsync timing to recover at the beginning of a new frame, resulting in a tearing of the image at the top of the display.

The Coast input is provided to eliminate this problem. It is an asynchronous input that disables the PLL input and holds the clock at its current frequency. The PLL can run free for several lines without significant frequency drift. Coast can be generated internally by the AD9980 (see Register 0x18) or can be provided externally by the graphics controller.

When internal Coast is selected (Register 0x18, Bit 7 = 0, and Register 0x14, Bits [7:6] to select source), the Vsync is used as the basis for determining the position of Coast. The internal Coast signal is enabled a programmed number of Hsync periods before the periodic Vsync signal (Precoast Register 0x16) and dropped a programmed number of Hsync periods after the Vsync (Postcoast Register 0x17). It is recommended that the Vsync filter be enabled when using the internal Coast function to allow the AD9980 to precisely determine the number of Hsyncs/Vsync and their location. In many applications where disruptions occur and Coast is used, values of 2 for the Precoast and 10 for Postcoast are sufficient to avoid most extraneous pulses.

OUTPUT FORMATTER

The output formatter is capable of generating several output formats to be presented to the 24 data output pins. The output formats and the pin assignments for each format are listed in Table 11. Also, there are several clock options for the output clock. The user may select the pixel clock, a 90° phase-shifted pixel clock, a 2× pixel clock, or a fixed frequency 40 MHz clock for test purposes. The output clock may also be inverted.

Data output is available as a 24-pin RGB or YCbCr, or if either 4:2:2 or 4:4:4 DDR is selected, a secondary channel is available. This secondary channel is always 4:2:2 DDR and allows the flexibility of having a second channel with the same video data that can be utilized by another display or a storage device. Depending on the choice of output modes, the primary output can be 24 pins, 16 pins or as few as 12 pins.

Mode Descriptions

- 4:4:4—All channels come out with their 8 data bits at the same time. Data is aligned to the negative edge of the clock for easy capture. This is the normal 24-bit output mode for RGB or 4:4:4 YCbCr.
- 4:2:2—Red and green channels contain 4:2:2 formatted data (16 pins) with Y data on the green channel and Cb, Cr data on the red channel. Data is aligned to the negative edge of the clock. The blue channel contains the secondary channel with Cb, Y, Cr, Y formatted DDR 4:2:2 data. The data edges are aligned to both edges of the pixel clock, so use of the 90° clock may be necessary to capture the DDR data.
- 4:4:4 DDR—This mode puts out full 4:4:4 data on 12 bits of the red and green channels thus saving 12 pins. The first half (RGB [11:0]) of the 24-bit data is sent on the rising edge and the second half (RGB [23:12]) is sent on the falling edge. The 4:2:2 DDR data is sent on the blue channel, as in 4:2:2 mode.

RGB [23:0] = R [7:0] + G [7:0] + B [7:0], so RGB [23:12] = R [7:0] + G [7:4] and RGB [11:0] = G [3:0] + B [7:0]

Table 11. Output Formats

Port	Red										Gr	een					Blue							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
4:4:4	Red/Cr									Gre	en/Y		•		Blue/Cb									
4:2:2 ¹	Cb, Cr										Y				DDR 4:2:2 ↑ Cb, Cr ↓ Y, Y									
4:4:4 DDR	DD	R ↑² G	[3:0]		DD	DDR ↑ B [7:4]				R↑B	[3:0]		N/A	N/A DDR 4:2:2 ↑ Cb, Cr										
	DDR ↓ R [7:0]					$DDR \downarrow G$ [7:4] N/A $DDR 4:2:2 \downarrow Y, Y$																		

¹ For 4:2:2 modes the first item in the list is the first pixel after Hsync.

² Arrows in the table indicate clock edge. Rising edge of clock = \uparrow , falling edge = \downarrow .

TWO-WIRE SERIAL REGISTER MAP

The AD9980 is initialized and controlled by a set of registers, which determine the operating modes. An external controller is employed to write and read the control registers through the two-wire serial interface port.

Table 12. Control Register Map

Hexadecimal Address	Read and Write or Read Only	Bits	Default Value	Register Name	Description
0x00	RO	7:0		Chip Revision	An 8-bit register that represents the silicon revision level.
0x01	R/W	7:0	0110 1001	PLL Div MSB	This register is for Bits [11:4] of the PLL divider. Larger values mean the PLL operates at a faster rate. This register should be loaded first whenever a change is needed. (This will give the PLL more time to lock).1
0x02	R/W	7:4	1101 ****	PLL Div LSB	Bits [7:4] LSBs of the PLL divider word. Links to the PLL Div MSB to make a 12-bit register.
0x03	R/W	7:6	01** ****	VCO/CPMP	Bits [7:6] VCO Range. Selects VCO frequency range. (See PLL description).
		5:3	**00 1***		Bits [5:3] Charge Pump Current. Varies the current that drives the low-pass filter. (See PLL description).
		2	**** *0**		Bit 2. External Clock Enable
0x04	R/W	7:3	1000 0***	Phase Adjust	ADC clock phase adjustment. Larger values mean more delay. (1 LSB = T/32).
0x05	R/W	6:0	*100 0000	Red Gain MSB	7-Bit Red Channel Gain Control. Controls the ADC input range (contrast) of each respective channel. Bigger values give less contrast. ²
0x06	R/W	7:0	0000 0000		Must be written to 0x00 following a write of Register 0x05 for proper operation.
0x07	R/W	6:0	*100 0000	Green Gain MSB	7-Bit Green Channel Gain Control. Controls the ADC input range (contrast) of each respective channel. Bigger values give less contrast.
0x08	R/W	7:0	0000 0000		Must be written to 0x00 following a write of Register 0x07 for proper operation.
0x09	R/W	6:0	*100 0000	Blue Gain MSB	7-Bit Blue Channel Gain Control. Controls the ADC input range (contrast) of each respective channel. Bigger values give less contrast.
0x0A	R/W	7:0	0000 0000		Must be written to 0x00 following a write of Register 0x09 for proper operation.
0x0B	R/W	7:0	0100 0000	Red Offset MSB	8-Bit MSB of the Red Channel Offset Control. Controls the dc offset (brightness) of each respective channel. Bigger values decrease brightness.
0x0C	R/W	7	0*** ****	Red Offset	Linked with 0x0B to form the 9-bit red offset that controls the dc offset (brightness) of the red channel in auto-offset mode.
0x0D	R/W	7:0	0100 0000	Green Offset MSB	8-Bit MSB of the Green Channel Offset Control. Controls the dc offset (brightness) of each respective channel. Bigger values decrease brightness.
0x0E	R/W	7	0*** ***	Green Offset	Linked with 0x0D to form the 9-bit green offset that controls the dc offset (brightness) of the green channel in auto-offset mode.
0x0F	R/W	7:0	0100 0000	Blue Offset MSB	8-Bit MSB of the Red Channel Offset Control. Controls the dc offset (brightness) of each respective channel. Bigger values decrease brightness.
0x10	R/W	7	0*** ***	Blue Offset	Linked with 0x0F to form the 9-bit blue offset that controls the dc offset (brightness) of the blue channel in auto-offset mode.
0x11	R/W	7:0	0010 0000	Sync Separator Threshold	This register sets the threshold of the sync separator's digital comparator.

Hexadecimal Address	Read and Write or Read Only	Bits	Default Value	Register Name	Description
0x12	R/W	7	0*** ****	Hsync Control	Active Hsync Override.
					0 = The chip determines the active Hsync source. 1 = The active Hsync Source is set by 0x12, Bit 6.
		6	*0** ***		Selects the source of the Hsync for PLL and sync processing. This bit is used only if 0x12, Bit 7 is set to 1 or if both syncs are active. 0 = Hsync is from Hsync input pin. 1 = Hsync is from SOG.
		5	**0* ***		Hsync Polarity Override. 0 = The chip selects the Hsync input polarity. 1 = The polarity of the input Hsync is controlled by 0x12, Bit 4. This applies to both Hsync0 and Hsync1.
		4	***1 ****		Hsync input polarity: this bit is used only if 0x12, Bit 5 is set to 1. 0 = Active low input Hsync. 1 = Active high input Hsync.
		3	**** 1***		Sets the polarity of the Hsync output signal. 0 = Active low Hsync output. 1 = Active high Hsync output.
0x13	R/W	7:0	0010 0000	Hsync Duration	Sets the number of pixel clocks that Hsync out is active.
0x14	R/W	7	0*** ****	Vsync Control	Active Vsync Override. 0 = The chip determines the active Vsync source. 1 = The active Vsync source is set by 0x14, Bit 6.
		6	*0** ***		Selects the source of Vsync for the sync processing. This bit is used only if 0x14, Bit 7 is set to 1. 0 = Vsync is from the Vsync input pin. 1 = Vsync is from the sync separator.
		5	**0* ****		Vsync Polarity Override. 0 = The chip selects the input Vsync polarity. 1 = The polarity of the input Vsync is set by 0x14, Bit 4. This applies to both Vsync0 and Vsync1.
		4	***1 ****		Vsync input polarity: this bit is used only if 0x14, Bit 5 is set to 1. 0 = Active low input Vsync. 1 = Active high input Vsync.
		3	**** 1***		Sets the polarity of the output Vsync signal. 0 = Active low output Vsync. 1 = Active high output Vsync.
		2	**** *0**		0 = The Vsync filter is disabled. 1 = The Vsync filter is enabled. This needs to be enabled when using the Hsync to Vsync counter.
		1	**** **0*		Enables the Vsync duration block. This is designed to be used with the Vsync filter. 0 = Vsync output duration is unchanged.
					1 = Vsync output duration is set by Register 0x15.
0x15	R/W	7:0	0000 1010	Vsync Duration	Sets the number of Hsyncs that Vsync out is active. This is only used if 0x14, Bit 1 is set to 1.
0x16	R/W	7:0	0000 0000	Precoast	The number of Hsync periods to Coast prior to Vsync.
0x17	R/W	7:0	0000 0000	Postcoast	The number of Hsync periods to Coast after Vsync.
0x18	R/W	7	0*** ****	Coast and Clamp Control	Coast Source. Selects the source of the Coast signal. 0 = Using internal Coast generated from Vsync. 1 = Using external Coast signal from external COAST pin.
		6	*0** ***		Coast Polarity Override. 0 = The chip selects the external Coast polarity. 1 = The polarity of the external Coast signal is set by 0x18, Bit 5.

Hexadecimal	Read and Write or		Default	Register	
Address	Read Only	Bits	Value	Name	Description
		5	**1* ****		Coast Input Polarity. This bit is used only if 0x18, Bit 6 is set to 1. 0 = Active low external Coast. 1 = Active high external Coast.
		4	***0 ****		Clamp Source Select. 0 = Use the internal clamp generated from Hsync. 1 = Use the external clamp signal.
		3	**** 0***		Red Clamp. 0 = Clamp the red channel to ground. 1 = Clamp the red channel to midscale.
		2	**** *0**		Green Clamp. 0 = Clamp the green channel to ground. 1 = Clamp the green channel to midscale.
		1	**** **0*		Blue Clamp. 0 = Clamp the blue channel to ground. 1 = Clamp the blue channel to midscale.
		0	**** ***0		Must be set to 0 for proper operation.
0x19	R/W	7:0	0000 1000	Clamp Placement	Places the clamp signal an integer of clock periods after the trailing edge of the Hsync signal.
0x1A	R/W	7:0	0010 0000	Clamp Duration	Number of clock periods that the clamp signal is actively clamping.
0x1B	R/W	7	0*** ***	Clamp and Offset	External clamp polarity override. 0 = The chip selects the clamp polarity. 1 = The polarity of the clamp signal is set by 0x1B, Bit 6.
		6	*1** ****		External Clamp Input Polarity. This bit is used only if 0x1B, Bit 7 is set to 1. 0 = Active low external clamp. 1 = Active high external clamp.
		5	**0* ***		0 = Auto-offset is disabled.1 = Auto-offset is enabled (offsets become the desired clamp code).
		4:3	***1 1***		This selects how often the auto-offset circuit operates. 00 = every clamp; 01 = 16 clamps; 10 = every 64 clamps; 11 = every Vsync.
		2:0	**** *011		Must be written to default (011) for proper operation.
0x1C	R/W	7:0	1111 1111	TestReg0	Must be set to 0xFF for proper operation.
0x1D	R/W	7:3	0111 1***	SOG Control	SOG slicer threshold. Sets the voltage level of the SOG slicer's comparator. SOGOUT Polarity. Sets the polarity of the signal on the SOGOUT pin. 0 = Active low SOGOUT.
		1:0	**** **00		1 = Active high SOGOUT. SOGOUT Select. 00 = Raw SOG from sync slicer (SOG0 or SOG1). 01 = Raw Hsync (Hsync0 or Hsync1). 10 = Regenerated sync from sync filter. 11 = Filtered sync from sync filter.
0x1E	R/W	7	*** ***	Power	Channel Select Override. 0 = The chip determines which input channels to use. 1 = The input channel selection is determined by 0x1E, Bit 6.
		6	*0** ***		Channel Select. Input channel select: this is used only if 0x1E, Bit 7 is set to 1, or if syncs are present on both channels. 0 = Channel 0 syncs and data are selected. 1 = Channel 1 syncs and data are selected.