# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## **Integrated Mixed-Signal Front End (MxFE)**

### **Data Sheet**

## AD9993

#### **FEATURES**

Quad 14-bit 250 MSPS ADC SFDR = 83 dBc at 87 MHz input Dual 14-bit 500 MSPS DAC SFDR = 75 dBc at 20 MHz output On-chip PLL clock synthesizer Low power 1536 mW, 1 GHz master clock, on-chip synthesizer 500 MHz double data rate (DDR) LVDS interfaces for DACs and ADCs Small 12 mm × 12 mm lead-free BGA package

#### **APPLICATIONS**

Point to point microwave backhaul radios Wireless repeaters

#### **GENERAL DESCRIPTION**

The AD9993 is a mixed-signal front-end (MxFE<sup>\*</sup>) device that integrates four 14-bit ADCs and two 14-bit DACs. Figure 1 shows the block diagram of the MxFE. The MxFE is programmable using registers accessed via a serial peripheral interface (SPI). ADC and DAC datapaths include FIFO buffers to absorb phase differences between LVDS lane clocks and the data converter sampling clocks.

The MxFE DACs are part of the Analog Devices, Inc., high speed CMOS DAC core family. These DACs are designed to be used in wide bandwidth communication system transmitter (Tx) signal chains.

The MxFE ADCs are multistage pipelined CMOS ADC cores designed for use in communications receivers.



#### FUNCTIONAL BLOCK DIAGRAM

Figure 1.

Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# AD9993\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

### COMPARABLE PARTS

View a parametric search of comparable parts.

### EVALUATION KITS

• AD9993 Evaluation board

### DOCUMENTATION

#### **Data Sheet**

 AD9993: Integrated Mixed-Signal Front End (MxFE) Data Sheet

### TOOLS AND SIMULATIONS $\square$

AD9993 IBIS Model

### DESIGN RESOURCES

- AD9993 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

### DISCUSSIONS

View all AD9993 EngineerZone Discussions.

### SAMPLE AND BUY

Visit the product page to see pricing options.

### TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

# TABLE OF CONTENTS

Features 1
Applications1
General Description 1
Functional Block Diagram1
Revision History
Specifications
DC Specifications 4
AC Specifications
Digital Specifications5
Absolute Maximum Ratings7
Thermal Resistance
ESD Caution7
Pin Configuration and Function Descriptions
Typical Performance Characteristics11
Receiver ADC Performance11
Transmitter DAC Performance13
Terminology 15
Theory of Operation16
Product Description16
SPI Port
SPI Configuration Programming17
Register Update Transfer Method17
ADC Register Update Indexing17
ADCs17
ADC Architecture
ADC Section Programming17
Analog Input Considerations17
DACs
DAC Transfer Function
DAC Output Compliance Voltage Range and AC Performance
DAC Voltage Reference
DAC Gain Setting19
DAC Datapath Format Selection19
DAC Test Tone Generator DDS19
Clocking
On-Chip PLL Clock Multiplier20
Selecting Clocking Options
ADC Datapath and DAC Datapath FIFOs
LVDS Interfaces

	LVDS Interface Timing	22
	LVDS Lane Testing Using PRBS	23
	Power Mode Programming	23
	Interrupt Request Operation	23
	Temperature Sensor	23
St	art-Up Register Sequences	25
	Power-Up Routine When Using the On-Chip Clock Synthesizer	25
	Power-Up Routine When Using External Clock	25
A	pplications Information	27
	Direct Conversion Radio Application	27
R	egister Map	28
R	egister Descriptions	30
	SPI Configuration Register	30
	Chip ID Register	30
	Chip Grade Register	31
	Device Index Register	31
	Power Mode Control Register	32
	Align ADC LVDS Clocks, ADC FIFO, DAC FIFO Register	32
	Strobe Lane Control Register	33
	Output Mode Register	33
	LVDS Tx Control Register	34
	V <sub>REF</sub> Control Register	34
	PRBS Generator Control Register	35
	8-Bit Seed MSB of PRBS Generator for Lane 0 Register	35
	8-Bit Seed MSB of PRBS Generator for Lane 1 Register	36
	8-Bit Seed MSB of PRBS Generator for Lane 2 Register	36
	8-Bit Seed MSB of PRBS Generator for Lane 3 Register	36
	Synthesizer Status Register	37
	Loop Filter Control Signals Register	37
	Loop Filter Control Signals Register	38
	Loop Filter Control Signals Register	38
	Integer Value of Synthesizer Divider Register	39
	Synthesizer Control Register	39
	Clock Generator Control Register	39
	CLKGEN Control Register	40
	DAC LVDS Rx Control Register	40
	DAC LVDS Current Bias Control Register	41
	DAC Cores Control Register	42
	DAC Datapath Format Control Register	42
	2110 2 warpani i offina Control Register annan	14

## **Data Sheet**

DAC IQ Calibration Control Register43
DAC IQ Calibration Status Register43
DAC Rx FIFO Status 1 Register43
PRBS Detector Control Register44
PRBS Detector Error Count 0 for DAC A Register44
PRBS Detector Error Count 1 for DAC A Register44
PRBS Detector Error Count 2 for DAC A Register45
PRBS Detector Error Count 3 for DAC A Register45
PRBS Detector Error Count 4 for DAC A Register45
PRBS Detector Error Count 5 for DAC A Register46
PRBS Detector Error Count 6 for DAC A Register46
PRBS Detector Error Count 0 for DAC B Register46
PRBS Detector Error Count 1 for DAC B Register47
PRBS Detector Error Count 2 for DAC B Register47
PRBS Detector Error Count 3 for DAC B Register47
PRBS Detector Error Count 4 for DAC B Register48
PRBS Detector Error Count 5 for DAC B Register48

## AD9993

PRBS Detector Error Count 6 for DAC B Register48
Bits[7:0] of Temperature Sensor Data Readback Register49
Bits[15:8] of Temperature Sensor Data Readback Register49
Temperature Sensor Control Signals Register49
Interrupt Pin Control Register50
DDS Control Register50
DDS Tuning Word for Tone 1 Register51
DDS Tuning Word for Tone 1 Register51
DDS Tuning Word for Tone 1 Register52
DDS Tuning Word for Tone 1 Register52
Interrupt Status Register53
Interrupt Enable Register53
Interrupt Source Status Register54
Global Device Update Register55
Outline Dimensions
Ordering Guide56

#### **REVISION HISTORY**

5/14—Rev. 0 to Rev. A	
Changes to Ordering Guide	

#### 5/14—Revision 0: Initial Version

### SPECIFICATIONS DC SPECIFICATIONS

 $T_{\text{MIN}}$  to  $T_{\text{MAX}},$  AVDD33 = 3.3 V, DVDD = AVDD = 1.8 V, unless otherwise noted.

#### Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
Tx DAC RESOLUTION			14		Bits
Tx DAC OUTPUT CHARACTERISTICS					
Offset Error			±0.5		% FSR
Gain Error			±2.0		% FSR
Full-Scale Output Current (IOUTES)			20.0		mA
Output Compliance Voltage Range	CML_A, CML_B connected to AVSS, setting of DAC_VCM_VREF_BIT[2:0] following reset	-0.5		+0.5	V
Output Compliance Voltage Range	CML_A, CML_B connected to a bypass capacitor, DAC_VCM_VREF_BIT[2:0] set to 010	0.0		1.0	V
Output Resistance			10		MΩ
Tx DAC TEMPERATURE DRIFT					
Gain	Gain using on-chip VREF_DAC		±85		ppm/°C
Reference Voltage (VREF_DAC)	On-chip VREF_DAC		±215		ppm/°C
REFERENCE (VREF_DAC)					
Internal Reference Voltage		0.95	1.0	1.05	V
Rx ADC RESOLUTION			14		Bits
Rx ADC CHARACTERISTICS					
Gain Error			±1.0		% FSR
Peak-to-Peak Differential Input Voltage Range	Setting of VREF_FS_ADJ[4:0] at reset		1.75		V р-р
Input Capacitance			2.5		pF
Rx ADC FULL-SCALE VREF ADJUSTMENT		1.383	1.75	2.087	V
COMMON-MODE VOLTAGE REFERENCE (A_CML, B_CML, C_CML, D_CML)					
ADC Common-Mode Voltage Output	ADC inputs are not self biased	0.84	0.9	0.96	V
ANALOG SUPPLY VOLTAGES					
AVDD33		3.14	3.3	3.47	V
AVDD		1.71	1.8	1.89	V
DIGITAL SUPPLY VOLTAGES					
DVDD		1.62	1.8	1.98	V
POWER CONSUMPTION					
Single Tone Input, Single Tone Output			1536		mW
AVDD33			55		mA
AVDD			65		mA
DVDD			210		mA
Power-Down Mode			10.0		mA
OPERATING RANGE		-40	+25	+85	°C

#### AC SPECIFICATIONS

 $T_{MIN}$  to  $T_{MAX}$ , AVDD33 = 3.3 V, DVDD = AVDD = 1.8 V, DAC sampling rate = 500 MSPS and ADC sampling rate = 250 MSPS, unless otherwise specified.

#### Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DAC OUTPUT					
Spurious-Free Dynamic Range (SFDR)	$f_{OUT} = 20 \text{ MHz}$		75		dBc
Two Tone Intermodulation Distortion (IMD3)	$f_{OUT} = 80 \text{ MHz}$		65		dBc
Noise Spectral Density (NSD), Single Tone	f <sub>out</sub> = 80 MHz		-160		dBm/Hz
256-QAM Adjacent Channel Power (ACP)	$f_{CENTER} = 50 \text{ MHz}$ , single carrier, 3.375 MHz offset frequency		76		dBc
ADC INPUT					
Signal to Noise Ratio (SNR)	Measured with -1.0 dBFS sine wave input				
$f_{IN} = 87 \text{ MHz}$			70		dBc
Spurious-Free Dynamic Range (SFDR)	Measured with –1.0 dBFS sine wave input				
$f_{IN} = 10 \text{ MHz}$			86		dBc
$f_{IN} = 87 \text{ MHz}$			83		dBc
Two-Tone IMD3	$f_{IN1} = 89 \text{ MHz}, f_{IN2} = 92 \text{ MHz}, A_{IN} = -12 \text{ dBFS}$		90		dBc
Full Power Bandwidth	Bandwidth of operation in which proper ADC performance can be achieved		1000		MHz

#### **DIGITAL SPECIFICATIONS**

 $T_{\text{MIN}}$  to  $T_{\text{MAX}},$  AVDD33 = 3.3 V, DVDD = AVDD = 1.8 V, unless otherwise noted.

Table 3.

1 4010 01		1			
Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
CMOS INPUT LOGIC LEVEL					
Input V <sub>IN</sub> Logic High			1.8		V
Input V <sub>IN</sub> Logic Low			0.0		V
CMOS OUTPUT LOGIC LEVEL					
Output Vout Logic High		1.2			V
Output Vout Logic Low				0.8	V
ADC AND DAC LVDS DATA INTERFACES					
ADC LVDS Transmitter Outputs					
DCO_P/DCO_N to Data Skew (tskew)	Data to DDR DCO_P/DCO_N transition delay	350			ps
Output Voltage High, V <sub>OH</sub> , Single Ended	Applies to output voltage, positive and negative, $V_{\text{OUTP}}$ and $V_{\text{OUTN}}$		1375		mV
Output Voltage Low, V <sub>OL</sub> , Single Ended			1025		mV
Output Differential Voltage			200		mV
Output Offset Voltage			1200		mV
DAC LVDS Receiver Inputs	Specifications apply to DAC data inputs and DCI_P/DCI_N				
Input Voltage Range, Single Ended	Applies to input voltage, positive and negative, $V_{\mbox{\scriptsize INP}}$ and $V_{\mbox{\scriptsize INN}}$	825		1575	mV
Input Differential Threshold		-100		+100	mV
Input Differential Hysteresis			25		mV
Receiver Differential Input Impedance		85		115	Ω

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
CLOCK INPUT (CLKP, CLKN)					
Differential Peak to Peak Voltage			350		mV
Common Mode Voltage			1.2		v
Master Clock Frequency		200		1000	MHz
REFCLK Input (REFCLK)					
Input V <sub>IN</sub> Logic High			1.8		V
Input V <sub>IN</sub> Logic Low			0.0		V
REFCLK Frequency			31.25 or		MHz
			62.5		
SERIAL PERIPHERAL INTERFACE (SPI)					
SPI_SCLK Frequency				25	MHz
SPI_SCLK Pulse Width High		10			ns
SPI_SCLK Pulse Width Low		10			ns
Setup Time, SPI_SDI to SPI_SCLK Rising Edge		2			ns
Hold Time, SPI_SCLK Rising Edge to SPI_SDI		2			ns
Setup Time, SPI_CS to SPI_SCLK Rising		2			ns
Edge					
Hold Time, SPI_SCLK Rising Edge to SPI_CS		2			ns
Data Valid, SPI_SCLK Falling Edge to SPI_SDO		2			ns

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 4.

Paramotor	Pating
Falalletei	Katilig
AVSS to DVSS	–0.3 V to +0.3 V
AVDD33 to AVSS, DVSS	–0.3 V to +3.9 V
AVDD to AVSS, DVSS	–0.3 V to +2.2 V
DVDD to DVSS, AVSS	–0.3 V to +2.2 V
CP, A_VINP, A_VINN, B_VINP, B_VINN, C_VINP, C_VINN, D_VINP, D_VINN, IBIAS_TEST to AVSS	–0.3 V to AVDD + 0.3 V
VREF_DAC, FSAJ_A, FSAJ_B, CML_A, CML_B, A_CML, B_CML, B_CML, D_CML to AVSS	–0.3 V to AVDD + 0.3 V
IOUTA_P, IOUTA_N, IOUTB_P, IOUTB_N to AVSS	–0.3 V to AVDD + 0.3 V
CLKP, CLKN, REFCLK to AVSS	–0.3 V to AVDD + 0.3 V
PDWN, ALERT, RST, MODE, SPI_SCLK, SPI_CS, SPI_SDI, SPI_SDO to DVSS	–0.3 V to DVDD + 0.3 V
LVDS Data Inputs to DVSS	-0.3 V to DVDD + 0.3 V
LVDS Data Outputs to DVSS	-0.3 V to DVDD + 0.3 V
STROBE_P, STROBE_N to DVSS	-0.3 V to DVDD + 0.3 V
DCI_N, DCI_P, DCO_N, DCO_P	-0.3 V to DVDD + 0.3 V
Junction Temperature	125°C
Storage Temperature Range	-65°C to +160°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Package Type	θ <sub>JA</sub>	θ <sub>JB</sub>	θις	ψл	ψյв	Unit
196-Ball CSP_BGA	27.0	15.4	5.38	0.11	15.0	°C/W

#### ESD CAUTION



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	AVSS	CLKP	AVSS	D_VINP	C_CML	C_VINP	AVSS	AVSS	B_VINP	B_CML	A_VINP	AVSS	IBIAS_ TEST	AVSS
в	CLKN	REFCLK	AVSS	D_VINN	D_CML	C_VINN	AVSS	AVSS	B_VINN	A_CML	A_VINN	AVSS	IOUTA_N	IOUTA_P
с	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVDD33	AVDD33
D	LDO15	СР	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	IOUTB_N	IOUTB_P
E	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD	AVDD
F	PDWN	ALERT	RST	MODE	AVDD33	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	VREF_DAC	FSAJ_B	FSAJ_A
G	SPI_SCLK	SPI_CS	SPI_SDI	SPI_SDO	DVDD	AVSS	AVSS	AVSS	AVSS	AVSS	AVSS	AVDD	CML_B	CML_A
н	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS	DVSS
J	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD	DVDD
к	DIN6B_N	DIN4B_N	DIN1B_N	DOUT3D_P	DOUT3D_N	DOUT3C_P	DCO_N	DCO_P	DOUT3B_P	DOUT3A_N	DOUT3A_P	DIN1A_N	DIN4A_N	DIN6A_N
L	DIN6B_P	DIN4B_P	DIN1B_P	DOUT1D_N	DOUT2D_N	DOUT1C_N	DOUT3C_N	DOUT3B_N	DOUT1B_N	DOUT2A_N	DOUT1A_N	DIN1A_P	DIN4A_P	DIN6A_P
м	DIN5B_N	DIN3B_N	DIN3B_P	DOUT1D_P	DOUT2D_P	DOUT1C_P	STROBE_N	STROBE_P	DOUT1B_P	DOUT2A_P	DOUT1A_P	DIN3A_N	DIN3A_P	DIN5A_N
N	DIN5B_P	DIN2B_N	DIN0B_N	DOUT0D_N	DOUT0C_N	DOUT2C_N	DVSS	DVSS	DOUT2B_N	DOUT0B_N	DOUT0A_N	DIN0A_N	DIN2A_N	DIN5A_P
Ρ	DVSS	DIN2B_P	DIN0B_P	DOUT0D_P	DOUT0C_P	DOUT2C_P	DCI_N	DCI_P	DOUT2B_P	DOUT0B_P	DOUT0A_P	DIN0A_P	DIN2A_P	DVSS

Figure 2. Pin Configuration

#### Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
A1, A3, A7, A8, A12, A14, B3, B7, B8, B12, C1, C2,	AVSS	Analog Ground.
C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, D3, D4,		
D5, D6, D7, D8, D9, D10, D11, D12, F6, F7, F8, F9,		
F10, F11, G6, G7, G8, G9, G10, G11		
A2	CLKP	External Master Clock Input Positive.
A4	D_VINP	ADC D Input Voltage Positive.
A5	C_CML	Common-Mode Level Bias Voltage Output ADC C.
A6	C_VINP	ADC C Input Voltage Positive.
A9	B_VINP	ADC B Voltage Input Positive.
A10	B_CML	Common-Mode Level Bias Voltage Output for ADC B.

Rev. A | Page 8 of 56

## **Data Sheet**

Pin No.	Mnemonic	Description
A11	A VINP	ADC A Voltage Input Positive.
A13	IBIAS TEST	Test. Connect to ground.
B1	CLKN	External Master Clock Input Negative
B2	REFCLK	On-Chip PLL Synthesizer Reference Clock Input.
B4	D VINN	ADC D Input Voltage Negative.
B5	D CMI	Common-Mode Level Bias Voltage Output ADC D.
86	C VINN	ADC C Input Voltage Negative
B9	B VINN	ADC B Voltage Input Negative
B10	A CMI	Common-Mode Level Bias Voltage Output for ADC A
B11	A VINN	ADC A Voltage Input Negative
B13	IOUTA N	DAC A Output Current Negative.
B14	IOUTA P	DAC A Output Current Positive.
C13, C14, F5	AVDD33	3.3 V Analog Power Supply.
D1		On-Chip Regulator Output Bypass with 4.7 µF capacitor to ground
D2	CP	Connection for On-Chin PLI. Ontional External Portion of Loop Filter
D13	IOUTB N	DAC B Output Current Negative
D14	IOUTB P	DAC B Output Current Positive
E1, E2, E3, E4, E5, E6, E7, E8, E9, E10, E11, E12, E13, F14, G12	AVDD	1.8 V Analog Power Supply.
F1	PDWN	Power-Down. Set to 1 to place the device in low power mode.
F2	ALERT	Active I ow Alarm Indicator Output. Open Drain.
F3	RST	Reset Input Active Low
F4		Connect to ground
F12	VREE DAC	DAC A and DAC B Reference Voltage Input/Output
E12		DAC & and DAC B Reference voltage input/output.
F1/		DAC & Full-Scale Current Output Adjust
61	י זא <u>י</u> ע גםו גרוא	SPI Clock
62		SPI Chin Select Active Low
62		SPI Seriel Data Input
64		SPI Serial Data Input.
		1 9 V Digital Cupply
J14		
G13	CML_B	DAC B Common-Mode Control. Connect to ground for DAC bias < 0.5 V. Connect a 0.1 $\mu$ F capacitor between CML_B and ground for other DAC bias values $\ge$ 0.5 V.
G14	CML_A	DAC A Common-Mode Control. Connect to ground for DAC bias < 0.5 V. Connect a 0.1 $\mu$ F capacitor between CML_A and ground for other DAC bias values $\geq$ 0.5 V.
H1, H2, H3, H4, H5, H6, H7, H8, H9, H10, H11, H12, H13, H14, N7, N8, P1, P14	DVSS	Digital Ground.
K1	DIN6B_N	DAC B Data Input Lane 6 Negative.
K2	DIN4B_N	DAC B Data Input Lane 4 Negative.
К3	DIN1B_N	DAC B Data Input Lane 1 Negative.
K4	DOUT3D_P	ADC D Data Output Lane 3 Positive.
K5	DOUT3D_N	ADC D Data Output Lane 3 Negative.
Кб	DOUT3C_P	ADC C Data Output Lane 3 Positive.
К7	DCO_N	LVDS Data Clock Output Negative.
K8	DCO_P	LVDS Data Clock Output Positive.
К9	DOUT3B_P	ADC B Data Output Lane 3 Positive.
K10	DOUT3A_N	ADC A Data Output Lane 3 Negative.
K11	DOUT3A_P	ADC A Data Output Lane 3 Positive.
K12	DIN1A_N	DAC A Data Input Lane 1 Negative.
K13	DIN4A_N	DAC A Data Input Lane 4 Negative.
K14	DIN6A_N	DAC A Data Input Lane 6 Negative.

Pin No.	Mnemonic	Description
L1	DIN6B_P	DAC B Data Input Lane 6 Positive.
L2	DIN4B_P	DAC B Data Input Lane 4 Positive.
L3	DIN1B_P	DAC B Data Input Lane 1 Positive.
L4	DOUT1D_N	ADC D Data Output Lane 1 Negative.
L5	DOUT2D_N	ADC D Data Output Lane 2 Negative.
L6	DOUT1C_N	ADC C Data Output Lane 1 Negative.
L7	DOUT3C_N	ADC C Data Output Lane 3 Negative.
L8	DOUT3B_N	ADC B Data Output Lane 3 Negative.
L9	DOUT1B_N	ADC B Data Output Lane 1 Negative.
L10	DOUT2A_N	ADC A Data Output Lane 2 Negative.
L11	DOUT1A_N	ADC A Data Output Lane 1 Negative.
L12	DIN1A_P	DAC A Data Input Lane 1 Positive.
L13	DIN4A_P	DAC A Data Input Lane 4 Positive.
L14	DIN6A_P	DAC A Data Input Lane 6 Positive.
M1	DIN5B_N	DAC B Data Input Lane 5 Negative.
M2	DIN3B N	DAC B Data Input Lane 3 Negative.
М3	DIN3B P	DAC B Data Input Lane 3 Positive.
M4	DOUT1D P	ADC D Data Output Lane 1 Positive.
M5	DOUT2D P	ADC D Data Output Lane 2 Positive.
M6	DOUT1C P	ADC C Data Output Lane 1 Positive.
M7	STROBE N	IVDS Data Output Strobe Negative.
M8	STROBE P	LVDS Data Output Strobe Positive
M9	DOUT1B P	ADC B Data Output Lane 1 Positive
M10	DOUT2A P	ADC A Data Output Lane 2 Positive
M11		ADC A Data Output Lane 1 Positive
M12		DAC A Data Input Lane 3 Negative
M13		DAC A Data Input Lane 3 Positive
M13		DAC A Data Input Lane 5 Negative
N1		DAC A Data Input Lane 5 Negative.
		DAC B Data Input Lane 3 Nogative
		DAC B Data Input Lane 0 Negative
N3		ADC D Data Input Lane O Negative.
IN4		ADC C Data Output Lane O Negative
		ADC C Data Output Lane 0 Negative.
	DOUT2C_N	ADC C Data Output Lane 2 Negative.
	DOUT2B_N	ADC B Data Output Lane 2 Negative.
	DOUTUB_N	ADC & Data Output Lane 0 Negative.
	DUUTUA_N	ADC A Data Output Lane O Negative.
	DINUA_N	DAC A Data input Lane 0 Negative.
	DINZA_N	DAC A Data input Lane 2 Negative.
N14	DINSA_P	DAC A Data input Lane 5 Positive.
P2	DIN2B_P	DAC B Data Input Lane 2 Positive.
P3	DINUB_P	DAC B Data Input Lane 0 Positive.
P4	DOUTOD_P	ADC D Data Output Lane 0 Positive.
P5	DOUTOC_P	ADC C Data Output Lane 0 Positive.
P6	DOUT2C_P	ADC C Data Output Lane 2 Positive.
۲/	DCI_N	LVDS Data Clock Input Negative.
P8	DCI_P	LVDS Data Clock Input Positive.
P9	DOUT2B_P	ADC B Data Output Lane 2 Positive.
P10	DOUTOB_P	ADC B Data Output Lane 0 Positive.
P11	DOUT0A_P	ADC A Data Output Lane 0 Positive.
P12	DIN0A_P	DAC A Data Input Lane 0 Positive.
P13	DIN2A P	I DAC A Data Input Lane 2 Positive.

### TYPICAL PERFORMANCE CHARACTERISTICS RECEIVER ADC PERFORMANCE

 $f_{ADC} = 250$  MHz, unless otherwise specified.



Figure 4. Single Tone SNR and SFDR vs. Input Amplitude ( $A_{IN}$ ),  $f_{IN} = 87 MHz$ 



Figure 5. Two Tone SFDR vs. Input Amplitude (A<sub>IN</sub>),  $f_{IN1} = 89.12$  MHz,  $f_{IN2} = 92.12$  MHz



Figure 6. Two Tone IMD3 vs. Input Amplitude ( $A_{IN}$ ),  $f_{IN1} = 89.12$  MHz,  $f_{IN2} = 92.12$  MHz



Figure 7. Single Tone SNR vs. Input Frequency (f<sub>IN</sub>)



Figure 8. Single Tone SNR vs. Input Frequency (fin)

 $f_{ADC}$  = 250 MHz, unless otherwise specified.



Figure 9. Two Tone FFT,  $f_{IN1} = 89.12 \text{ MHz}$ ,  $f_{IN2} = 92.12 \text{ MHz}$ 



Figure 10. Single Tone SNR vs. ADC Sampling Freqency ( $f_{ADC}$ ),  $f_{IN} = 90.0$  MHz, All Four ADCs



Figure 11. Single Tone SFDR vs. ADC Sampling Freqency ( $f_{ADC}$ ),  $f_{IN} = 90.0$  MHz, All Four ADCs

#### TRANSMITTER DAC PERFORMANCE

 $f_{DAC}$  = 500 MHz, unless otherwise specified.



Figure 12. 5 MHz Bandwidth 256-QAM Adjacent Channel Power



Figure 13. SFDR, 2<sup>nd</sup> and 3<sup>rd</sup> Harmonics vs. fout, Maximum Ioutes (DAC Gain)







Figure 15. 1<sup>st</sup> Nyquist Zone Output Spectrum,  $f_{OUT} = 48 \text{ MHz}$ 







Figure 17. IMD3 vs. fout, Both DACs

 $f_{DAC}$  = 500 MHz, unless otherwise specified.



Figure 18. IMD3 at Three DAC Sampling Frequencies ( $f_{DAC}$ ) vs.  $f_{OUT}$ 



Figure 19. NSD at Three Temperatures vs. four

### TERMINOLOGY

#### Linearity Error (Integral Nonlinearity or INL)

INL is defined as the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero to full scale.

#### Differential Nonlinearity (DNL)

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

#### Monotonicity

A digital-to-analog converter is monotonic if the output either increases or remains constant as the digital input increases.

#### **Offset Error**

Offset error is the deviation of the output current from the ideal of zero. For IOUTx\_P, 0 mA output is expected when the inputs are all 0s. For IOUTx\_N, 0 mA output is expected when all inputs are set to 1.

#### **Gain Error**

Gain error is the difference between the actual and ideal output span. The actual span is determined by the output when all inputs are set to 1, minus the output when all inputs are set to 0. The ideal gain is calculated using the measured VREF. Therefore, the gain error does not include effects of the reference.

#### **Output Compliance Voltage**

Output compliance voltage is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

#### **Temperature Drift**

Temperature drift is specified as the maximum change from the ambient (25°C) value to the value at either  $T_{MIN}$  or  $T_{MAX}$ . For offset and gain drift, the drift is reported in ppm of full-scale range (FSR) per °C. For reference drift, the drift is reported in ppm per °C.

#### Settling Time

Settling time is the time required for the output to reach and remain within a specified error band about its final value, measured from the start of the output transition.

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the output signal and the peak spurious signal over the specified bandwidth.

#### Noise Spectral Density (NSD)

Noise spectral density is the average noise power normalized to a 1 Hz bandwidth, with the DAC converting and producing an output tone.

#### Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

#### Signal to Noise and Distortion (SINAD)

The ratio of the total signal power level (wanted signal + noise + distortion or SND) to unwanted signal power (noise + distortion or ND).

# THEORY OF OPERATION PRODUCT DESCRIPTION

Figure 1 shows a block diagram of the MxFE. This product integrates four 14-bit ADCs and two 14-bit DACs. The DAC data interface consists of six DDR LVDS data lanes for each DAC and a shared DCI\_P/DCI\_N clock (hereafter referred to as DCI). The ADC data interface consists of four DDR LVDS data lanes for each ADC with a shared DCO\_P/DCO\_N clock (hereafter referred to as DCO) and a shared STROBE output. The MxFE control and status registers are written/read via an SPI interface. ADC and DAC datapaths include FIFO buffers to absorb phase differences between LVDS lane timing and the data converter sampling clocks. Internal AD9993 clock signals can be developed from an external clock signal or from the output of an on-chip PLL frequency multiplier driven by an external reference oscillator.

#### **SPI PORT**

The AD9993 provides a 4-wire synchronous serial communications SPI port that allows easy interfacing to ASICs, FPGAs, and industry-standard microcontrollers. The interface facilitates read/write access to all registers that configure the AD9993. Its data rate can be up to 25 MHz.

#### SPI Port Signals

SPI\_SCLK (serial clock) is the serial shift clock. The serial clock pin synchronizes data to and from the device and runs the internal state machines. All address and input data bits are sampled on the rising edge of SPI\_SCLK. All output data is driven out on the falling edge of SPI\_SCLK. SPI\_CS (chip select) is an active low control signal used by the SPI master to select the AD9993 SPI port. When SPI\_CS is high, SPI\_SDO is in a high impedance state. During the communication cycle, chip select must remain low.

SPI\_SDI (serial data input) is the address and data input, sampled on the rising edge of SPI\_SCLK.

SPI\_SDO (serial data output) is the data output pin. Data is shifted out on the falling edge of SCLK

Figure 20 shows a timing diagram for a single byte MSB first AD9993 SPI write operation. Each AD9993 register address is an 8-bit value. During the first SPI\_SCLK cycle, SPI\_SDI = 0, indicating that the operation is a data write. SPI\_SDI is always held low for the next two clock cycles. The next 13 clock cycles are the first register address. The next eight clock cycles contain data to be written. The write operation ends when SPI\_CS goes high. In this example, data for one 8-bit register is written. Multiple registers can be written in a single write operation by keeping SPI\_CS low for multiple byte periods. The register address is automatically updated using an address counter as bytes are written while SPI\_CS remains low.

Figure 21 depicts an MSB first register read operation. Register data from the AD9993 appears on SPI\_SDO starting on the SPI\_SCLK cycle following the last bit of the 16-bit instruction header on SPI\_SDI. Multiple registers can be read in a single read operation by keeping SPI\_CS low for multiple byte periods.



#### SPI CONFIGURATION PROGRAMMING

The SPI\_CONFIG register controls AD9993 SPI interface operation. By default, the SPI bus operates MSB first. In MSB fist mode, the register address counter decrements automatically during multiple byte reads or writes. The SPI bus can be configured to run LSB first by setting the SPI\_LSB\_FIRSTx bits to 1. During LSB first multiple register read or write operations, the register address counter is incremented automatically. SPI registers can be reset to their Reset values by setting the self clearing SPI\_SOFT\_RESETx bits to 1.

#### **REGISTER UPDATE TRANSFER METHOD**

Changes to the writeable SPI registers labeled transfer in Table 10 do not take effect immediately when written to the device via the SPI. Values are held in a shadow register set until the self clearing CHIP\_REGMAP\_TRANSFER bit in the DEVICE\_UPDATE register is set. All changes to transfer register values then take effect simultaneously.

#### ADC REGISTER UPDATE INDEXING

In addition to the register transfer mechanism, the POWER\_ MODES and FLEX\_OUTPUT\_MODE registers have an indexing mechanism. Each of the four ADC cores has its own page containing these registers. These pages can be programmed independently or simultaneously in any combination. ADC core register sets are addressed for a particular register map master/slave transfer by setting the SPI\_ADC\_x\_INDEX bits in the DEVICE\_INDEX register. Register data is transferred to the ADC core pages that have these bits set when the next transfer occurs.

#### ADCs

The MxFE ADCs are multistage pipelined CMOS ADC cores designed for use in communications receivers.

#### ADC ARCHITECTURE

The AD9993 architecture consists of a dual front-end sampleand-hold circuit, followed by a pipelined switched capacitor ADC. The quantized outputs from each stage are combined into a final 14-bit result.

The input stage of each ADC core contains a differential sampling circuit that can be ac- or dc-coupled in differential or single-ended modes.

#### Input Common-Mode Voltage (V<sub>CM</sub>) References

The analog inputs of the AD9993 are not internally dc biased. In ac-coupled applications, the user must provide this bias externally. Setting the device so that  $V_{CM} = 0.5 \times AVDD$  (or 0.9 V) is recommended for optimum performance. Four on-board common-mode voltage references are included in the design, one for each AD9993 ADC, and are available from the

A\_CML, B\_CML, C\_CML, and D\_CML pins. Using these common-mode voltage outputs to set the input common mode of each ADC is recommended. Optimum performance is achieved when the common-mode voltage of the analog input is set by the on-chip common mode references. The A\_CML, B\_CML, C\_CML, and D\_CML pins must be decoupled to ground by a 0.1  $\mu$ F capacitor.

#### ADC SECTION PROGRAMMING

Each of the four ADCs has its power mode programmed by the indexed ADC\_PDWN\_MODE bit field of the POWER\_ MODES register (see the ADC Register Update Indexing section). At reset, all four ADC cores are in power-down mode.

ADC digital data output modes are programmed by the indexed FLEX\_OUTPUT\_MODE register (see the ADC Register Update Indexing section). Setting the DP\_OUT\_DATA\_EN\_N bit to 0 enables the data output of each ADC selected in the DEVICE\_ INDEX register. At reset, ADC output data is disabled. Setting the DP\_OUT\_DATA\_INV bit to 1 inverts the data output from selected ADCs. The DP\_OUT\_DFS bit field selects the output code for each selected ADC, offset binary (twos complement with the sine bit inverted), twos complement (reset value), or gray code.

#### ANALOG INPUT CONSIDERATIONS

The analog input to the AD9993 is a differential switched capacitor circuit that has been designed for optimum performance while processing a differential input signal.

For baseband applications where SNR is a key parameter, differential transformer coupling is the recommended input configuration. An example is shown in Figure 22. To bias the analog input, the  $V_{\rm CM}$  voltage can be connected to the center tap of the secondary winding of the transformer.



Figure 22. Differential Transformer-Coupled Configuration

Differential double balun coupling is used as the input configuration for AD9993 ADC performance characterization (see Figure 23). In this configuration, the input is ac-coupled and the V<sub>CM</sub> voltage is provided to each input through a 33  $\Omega$  resistor. These resistors compensate for losses in the input baluns to provide a 50  $\Omega$  impedance to the driver.



Figure 23. Differential Double Balun Input Configuration

In the double balun and transformer configurations, the value of the input capacitors and resistors is dependent on the input frequency and source impedance. Based on these parameters, the value of the input resistors and capacitors may need to be adjusted or some components may need to be removed. Table 7 displays recommended values to set the RC network for the 0 MHz to 100 MHz frequency range:

Table 7. Example RC Network

Component	Value
R1 Series	33 Ω
C1 Differential	8.2 pF
R2 Series	0 Ω
C2 Shunt	15 pF
R3 Shunt	49.9 Ω

The values given in Table 7 are for each R1, R2, C1, C2, and R3 component shown in Figure 22 and Figure 23.

#### ADRF6518 as ADC Driver

The ADRF6518 is a variable gain amplifier and low-pass filter that is designed to drive the analog inputs of analog-to-digital converters like the ones included in the AD9993. A principle application of the ADRF6518 is as part of the signal chain in a wideband radio receiver. Figure 32 shows a block diagram for a wideband microwave radio that includes the ADRF6518 and the AD9993.

The low impedance (<10  $\Omega$ ) output buffers of the ADRF6518 are designed to drive ADC inputs. They are capable of delivering up to 4 V p-p composite two-tone signals into 400  $\Omega$  differential loads with >60 dBc IMD3. The output common-mode voltage can be adjusted to 900 mV (the AD9993 input common-mode voltage) without loss of drive capability by presenting the ADRF6518 VOCM pin with the desired common-mode voltage. The high input impedance of VOCM allows the AD9993 reference output (A\_CML, B\_CML, C\_CML or D\_CML) to be connected directly.

#### DACs

The MxFE DACs are part of the Analog Devices high speed CMOS DAC core family. These DACs are designed to be used as part of wide bandwidth communication system transmitter signal chains.

#### DAC TRANSFER FUNCTION

The AD9993 DACs provide two differential current outputs: IOUTA\_P/IOUTA\_N, and IOUTB\_P/IOUTB\_N.

The DAC output current equations are as follows:

 $IOUTx_P = I_{OUTFS} \times DACx input code/2^{14}$ 

 $IOUTx_N = I_{OUTFS} \times ((2^{14} - 1) - DACx input code)/2^{14}$ 

where:

DACx input code = 0 to  $2^{14} - 1$ .

*I*<sub>OUTFS</sub> is the full-scale output current or DAC gain specified in Table 1.

 $I_{OUTFS} = 32 \times I_{IREFx}$ 

where  $I_{REFx} = V_{REFDAC}/R_{FSADJ_x}$ .

Each DAC has its own  $I_{REFx}$  set resistor,  $R_{FSADJ\_x}$ .  $R_{FSADJ\_x}$  resistors can be on or off chip at the discretion of the users. The nominal value of  $R_{FSADJ\_x}$  is 1.6 k $\Omega$ . The nominal value of  $V_{REFDAC}$  is 1.0 V.  $V_{REFDAC}$  can be selected as the on-chip band gap reference or as an external user supplied reference.

DAC outputs have a  $sin(\pi f_{\rm OUT}/f_{\rm DAC})/(\pi f_{\rm OUT}/f_{\rm DAC})$  envelope response as a function frequency. This response is also referred to as a sinc envelope.

#### DAC OUTPUT COMPLIANCE VOLTAGE RANGE AND AC PERFORMANCE

Each DAC has a pair of differential current outputs. The compliance voltage range for each of these two outputs is specified in Table 1. Optimal DAC ac performance is achieved when the output common-mode voltage is between 0.0 V and 0.5 V. and the signal swing falls within the compliance range.

### Data Sheet



Figure 24. DACs, Band Gap Reference, On-Chip and Off-Chip R<sub>FSADJ\_x</sub>, DAC Gain Setting, and IQ Calibration

#### Selecting DAC Output Common-Mode Voltage

Two steps are required to select the common-mode output voltages for the two DACs. For a common-mode voltage less than 0.5 V, the CML\_A and CML\_B pins are grounded. For common-mode voltages that are greater than or equal to 0.5 V, connect a 0.1  $\mu$ F capacitor between CML\_A or CML\_B and ground. The second step is to program the DAC\_VCM\_ VREF\_BIT bit field. There are three common-mode level settings to choose from. This common-mode setting applies to both DACs.

#### DAC VOLTAGE REFERENCE

The DACs use a single common voltage reference. An on-chip band gap reference is provided. Optionally, an off-chip voltage reference can be used. If an off-chip DAC reference is used, set the DAC\_REF\_EXT bit in the DAC\_CTRL register to 1. After reset, the on-chip reference is selected.

#### DAC GAIN SETTING

Figure 24 is a diagram of the AD9993 DACs gain setting section. It shows the two transmit DACs, the bypassable built-in 1.0 V band gap reference, and the selectable internal and board level  $R_{FSADLx}$  resistors. By default, the on-chip band gap reference is selected. If using a board level. DAC reference voltage, write 1 to the DAC\_REF\_EXT bit of the DAC\_CTRL register.

Each DAC has its own  $R_{FSADJ_x}$  set resistor. These resistors can be on or off chip at the discretion of the user. When the on-chip resistors are in use, their gain accuracy is factory calibrated. When the off-chip  $R_{FSADJ_x}$  resistors are used, an on-chip IQ calibration scheme can be employed to maintain accuracy between DAC pairs. By default, the on-chip  $R_{FSADJ_x}$  is selected. If using a board level  $R_{FSADJ_x}$ , write 0 to the DAC\_RSET\_EN bit of the DAC\_CTRL register.

#### DAC IQ Gain Calibration

When board level  $R_{FSADJ_x}$  resistors are used, the gains of the two DACs can be better matched by running the automatic DAC IQ gain calibration procedure. This is done by programming the DAC\_CAL\_IQ\_CTRL register and observing the DAC\_CAL\_IQ\_STAT register as follows:

- 1. Write 0x23 to DAC\_CAL\_IQ\_CTRL (power up the DAC clock, enable IQ calibration, and start IQ calibration).
- 2. Read the DAC\_CAL\_IQ\_DONE bit of the DAC\_CAL\_IQ\_STAT register until it goes high.
- 3. Write 0x4 to DAC\_CAL\_IQ\_CTRL.

#### DAC DATAPATH FORMAT SELECTION

At reset, the DAC\_BINARY bit in the DAC\_DP\_FMT register is set to 0, selecting twos complement as the data input format for both DACs. To select binary offset, set the DAC\_BINARY bit to 1.

#### DAC TEST TONE GENERATOR DDS

The AD9993 includes a tunable direct digital synthesizer for DAC output tone generation. When the DDS\_EN bit of the DDS\_CTRL register is set to 1, the DDS becomes the digital signal source for the two DACs. The DDS\_CTRL register also has a clock inversion control and amplitude attenuation controls. At reset, the 32-bit DDS tuning word in the DDS\_TW1\_3, DDS\_TW1\_2, DDS\_TW1\_1, and DDS\_TW1\_0 registers is set to 0x19A00000. This value programs the DDS to produce a 50 MHz tone at both DAC outputs if the master clock frequency is 1 GHz (DAC sampling rate = 500 MSPS). The equation for DDS output frequency is

 $f_{DDS} = (DDS_TW1/2^{32}) \times f_{DAC}$ 

## AD9993

#### CLOCKING

The clock signals for the LVDS lanes, the DACs, and the ADCs are developed from a single master clock signal. This signal is either input directly on the CLKP/CLKN pins or synthesized by an on-chip PLL multiplier using the REFCLK input signal as a reference. The ADC output and DAC input LVDS lanes run at the master clock frequency divided by 2 and are DDR. Data is clocked on both edges. The sampling rate of the ADCs is ¼ the master clock rate. The sampling rate of the DACs is ½ the master clock frequency. A 1 GHz master clock is shown in Figure 1.

At a 1 GHz master clock frequency, the other on-chip clock frequencies are as follows:

- DCO (ADC DDR LVDS output lane clock): 500 MHz
- DCI (DAC DDR LVDS input lane clock): 500 MHz
- DAC sampling rate: 500 MSPS
- ADC sampling rate: 250 MSPS

#### **ON-CHIP PLL CLOCK MULTIPLIER**

Figure 25 shows a block diagram of the MxFE on-chip PLL clock multiplier. If the PLL clock multiplier is used to generate

the master clock, the buffered VCO output signal is divided by 4 to produce the synthesized master clock signal.

The reference clock of the on-chip PLL can be either 31.25 MHz or 62.5 MHz. When using a 62.5 MHz clock, a divide by 2 option is provided, as shown in Figure 25, such that the internal PLL reference clock can be set to 31.25 MHz.

A programmable loop filter is integrated on chip. At reset, the on-chip loop filter bandwidth is set to 500 kHz. Lower loop bandwidth can be achieved using an external loop filter connected to the CP pin, as shown in Figure 25.

An on-chip LDO provides the supply voltage for the VCO.

#### PLL Synthesizer Control and Status Registers

At reset, the SYNTH\_INT register contains the reset default value for the VCO output divider of 64 (shown in Figure 25). The PLL multiplier lock status can be read back on Bit 1 of the SYNTH\_STAT register. Calibration status is also read from this register. Bits in the SYNTH\_CTRL register are used to enable charge pump calibration and to start synthesizer calibration. Synthesizer calibration is required as part of the process of acquiring lock. Charge pump calibration and synthesizer calibration are steps described in the Power-Up Routine When Using the On-Chip Clock Synthesizer section.





Figure 26. MxFE Clock Control

#### SELECTING CLOCKING OPTIONS

Figure 26 is a block diagram of the MxFE clocking system and its controls. Options of using either an external master clock or a master clock generated from the on-chip PLL are provided. CLKGEN\_MODE[1:0] in the CLKGEN\_CTRL2 register selects the PLL multiplier or CLKP/CLKN as the master clock source.

#### ADC DATAPATH AND DAC DATAPATH FIFOS

In the AD9993, data FIFOs are placed between the ADC core outputs and the LVDS buffers and drivers. Similarly, on the DAC side, data FIFOs are placed between the LVDS input buffers and the DAC cores. These FIFOs absorb the phase difference between DCI and the DAC sampling clock and between the ADC sampling clock and DCO. DAC sampling clock and DCI are locked in frequency but have an unknown phase relationship. The ADC sampling clock and DCO have the same characteristics.

FIFOs are eight samples deep. During a start-up register sequence, both the DAC input datapath FIFOs and the ADC output data path FIFOs have their read and write pointers initialized (see the Start-Up Register Sequences section). This occurs after all clocks in the AD9993 are running and settled. The pointers are set four data samples apart. The ADC datapath FIFO depth can be read in the RXFIFO\_WR\_OFFSET bit field in the align register. The DAC datapath FIFO depth can be read as the RXFIFO\_THERM[7:0] value in the DAC\_FIFO\_STS1 register. This value is a thermometer code. FIFO depths remain constant after initialization when all clocks are running properly.

#### LVDS INTERFACES

Each DAC has seven DDR LVDS input data lanes. Each DAC sample input requires the user to input two 7-bit words to the interface with appropriate zero stuffing. Each ADC has four DDR LVDS output data lanes. For each ADC output sample, four 4-bit words are output.

#### LVDS ADC Data Link

There are two LVDS ADC buses for the two ADCs. Each LVDS ADC Data bus has four lanes for 14-bit data output in two full DDR cycles. A strobe lane is shared by the four ADC LVDS links to identify the MSB of the 14-bit data. Figure 27 shows one LVDS ADC output data link with four lanes. Lane 0 to Lane 2 output the 12 MSBs of the 14-bit ADC data. Lane 3 carries the two LSBs of the 14-bit ADC data and an overrange bit.

#### LVDS DAC Data Link

There are two LVDS DAC data links for the dual DAC. Each LVDS DAC data link has seven lanes capable of transmitting 14-bit data in one DDR full cycle. Figure 28 shows one LVDS DAC input data link with seven lanes.

### **Data Sheet**

### AD9993



Figure 28. DAC Input Sample Data Format

#### LVDS INTERFACE TIMING

#### DAC Input Interface

Table 8 specifies the setup and hold time requirements for DAC LVDS data lane inputs relative to DCI. Figure 29 shows a timing diagram for this interface. DDR DCI edges occur at the position within the data eye (the white region in Figure 29) listed in Table 8.

## Table 8. DAC DDR LVDS Input Setup and Hold Times Relative to DCI (Guaranteed)

Parameter	Minimum	Unit
t <sub>su</sub>	150	ps
thold	200	ps
Data Period	1000	Ps



#### ADC Output Interface



Table 9 specifies the time between the ADC LVDS data lane output transitions and the DDR DCO clock edge 50% transition point.

## Table 9. ADC DDR LVDS Data and Strobe Output Setup andHold Times Relative to DCO (Guaranteed)

Parameter	Minimum	Unit
tsu	400	ps
<b>t</b> HOLD	430	ps
Data Period	1000	ps

#### LVDS LANE TESTING USING PRBS

One pseudorandom binary sequence (PRBS) generator is included for each ADC LVDS lane and one PRBS detector on each DAC LVDS lane. The designs for the generator and detector are implemented as a  $23^{rd}$ -order pseudorandom noise (PN23) sequence defined by the generator polynomial  $x^{23} + x^{18} + 1$ . The initial seed of the generator is programmable so that each lane can output different values if started simultaneously. The four seed registers are indexed as described in the ADC Register Update Indexing section.

DAC PRBS test results are read back on the DAC\_A\_PRBS\_ERRx and DAC\_B\_PRBS\_ERRx error counter registers. The DAC input PRBS error counters are enabled and the error counters cleared by the bits in the DAC\_PRBS\_CTRL register. ADC output lane PRBS generation is controlled by the bits in the PRBS\_GEN\_CTRL register.

#### POWER MODE PROGRAMMING

The AD9993 has a POWER\_MODES register that allows the user to place sections of the chip into different power modes. The PDWN\_PIN\_FUNC bit programs the function of the PDWN pin. By default, assertion of PDWN causes the AD9993 to go into full power-down. The clock generator, indexed ADCs, DACs, and PLL synthesizer are all powered down at reset. The indexed ADCs have four power modes. See the ADC Register Update Indexing section for a definition of indexing.

#### INTERRUPT REQUEST OPERATION

The AD9993 provides an interrupt request signal, ALERT. It is used to notify the user system of significant on-chip events. The ALERT pin is an open-drain, active low output.

Eight different event flags provide visibility into the device. These raw events are located in the INT\_RAW register. These raw events are always latched in the INT register. If the event is left unmasked, the latched event triggers an external interrupt on ALERT. INTEN is the interrupt enable register. When an event is masked, the INT register captures the event in latched form. A masked event does not cause ALERT to go true. The eight events that trigger an interrupt (if enabled) are

- PLL lock lost
- PLL locked
- FIFO Warning 1
- FIFO Warning 2
- ADC A overrange
- ADC B overrange
- ADC C overrange
- ADC D overrange

#### Interrupt Service Routine

For the interrupt service routine, interrupt request management starts by selecting the set of events that require host intervention or monitoring using the bits in the INTEN register. For events requiring host intervention, upon ALERT activation, run the following routine to clear an interrupt request:

- 1. Read the status of the latched bits in the INT register that are being monitored.
- 2. Monitor the unlatched status bits in the INT\_RAW register directly if needed.
- 3. Perform any actions that may be required to clear the interrupt(s).
- 4. Read the INT\_RAW bits to verify that the actions taken have cleared the event.
- 5. Clear the interrupt by writing 1 to the event flag bit in the INT register.

#### **TEMPERATURE SENSOR**

The AD9993 has a diode-based temperature sensor for measuring the temperature of the die. The temperature reading is accessed using the TS\_RD\_LSB and TS\_RD\_MSB registers. The temperature of the die can be calculated as

$$T_{DIE} = \frac{Die Temp[15:0] - 41,237}{106}$$

where:

 $T_{DIE}$  is the die temperature in degrees Celsius.

*Die Temp* is the concatenated 16-bit contents of the TD\_RD\_LSB and TD\_RD\_MSB registers. The temperature accuracy is  $\pm$ 7°C typical over the -40°C to +85°C range with one point temperature calibration against a known temperature. A typical plot of the die temperature code readback vs. die temperature is shown in Figure 31.



Estimates of the ambient temperature can be made if the power dissipation of the device is known.