



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Data Sheet

## ADA4084-1/ADA4084-2/ADA4084-4

### FEATURES

**Rail-to-rail input/output**

**Low power: 0.625 mA typical per amplifier at  $\pm 15$  V**

**Gain bandwidth product: 15.9 MHz at  $A_v = 100$  typical**

**Unity-gain crossover: 9.9 MHz typical**

**-3 dB closed-loop bandwidth: 13.9 MHz typical at  $\pm 15$  V**

**Low offset voltage: 100  $\mu$ V maximum (SOIC)**

**Unity-gain stable**

**High slew rate: 4.6 V/ $\mu$ s typical**

**Low noise: 3.9 nV/ $\sqrt{\text{Hz}}$  typical at 1 kHz**

### APPLICATIONS

**Battery-powered instrumentation**

**High-side and low-side sensing**

**Power supply control and protection**

**Telecommunications**

**Digital-to-analog converter (DAC) output amplifiers**

**Analog-to-digital converter (ADC) input buffers**

### GENERAL DESCRIPTION

The ADA4084-1 (single), ADA4084-2 (dual), and ADA4084-4 (quad) are single-supply, 10 MHz bandwidth amplifiers featuring rail-to-rail inputs and outputs. They are guaranteed to operate from +3 V to +30 V (or  $\pm 1.5$  V to  $\pm 15$  V).


These amplifiers are well suited for single-supply applications requiring both ac and precision dc performance. The combination of wide bandwidth, low noise, and precision makes the ADA4084-1, ADA4084-2, and ADA4084-4 useful in a wide variety of applications, including filters and instrumentation.

Other applications for these amplifiers include portable telecommunications equipment, power supply control and protection, and use as amplifiers or buffers for transducers with wide output ranges. Sensors requiring a rail-to-rail input amplifier include Hall effect, piezoelectric, and resistive transducers.

The ability to swing rail to rail at both the input and output enables designers to build multistage filters in single-supply systems and to maintain high signal-to-noise ratios.

The ADA4084-1, ADA4084-2, and ADA4084-4 are specified over the industrial temperature range of -40°C to +125°C.

### PIN CONNECTION DIAGRAM



#### NOTES

- FOR THE LFCSP PACKAGE, THE EXPOSED PAD MUST BE CONNECTED TO V-.

08237-001

Figure 1. ADA4084-2, 8-Lead LFCSP (CP)

See the Pin Configurations and Function Descriptions section for additional pin configurations and information about the pin functions.

The single ADA4084-1 is available in the 5-lead SOT-23 and 8-lead SOIC; the dual ADA4084-2 is available in the 8-lead SOIC, 8-lead MSOP, and 8-lead LFCSP surface-mount packages; and the ADA4084-4 is offered in the 14-lead TSSOP and 16-lead LFCSP.

The ADA4084-1, ADA4084-2, and ADA4084-4 are members of a growing series of high voltage, low noise op amps offered by Analog Devices, Inc. (see Table 1).

Table 1. Low Noise Op Amps

Single	Dual	Quad	Voltage Noise
AD8597	AD8599		1.1 nV/Hz
ADA4004-1	ADA4004-2	ADA4004-4	1.8 nV/Hz
AD8675	AD8676		2.8 nV/Hz rail-to-rail output
AD8671	AD8672	AD8674	2.8 nV/Hz
OP27, OP37			3.2 nV/Hz
ADA4084-1	ADA4084-2	ADA4084-4	3.9 nV/Hz rail-to-rail input/output

## TABLE OF CONTENTS

Features .....	1	±5 V Characteristics.....	17
Applications.....	1	±15 V Characteristics .....	23
Pin Connection Diagram .....	1	Applications Information .....	29
General Description .....	1	Functional Description.....	29
Revision History .....	3	Start-Up Characteristics.....	30
Specifications.....	4	Input Protection .....	30
Electrical Characteristics.....	4	Output Phase Reversal.....	30
Absolute Maximum Ratings.....	7	Designing Low Noise Circuits in Single-Supply Applications ..	31
Thermal Resistance .....	7	Comparator Operation.....	31
ESD Caution.....	7	Outline Dimensions .....	32
Pin Configurations and Function Descriptions .....	8	Ordering Guide .....	35
Typical Performance Characteristics .....	11		
±1.5 V Characteristics.....	11		

**REVISION HISTORY****8/15—Rev. G to Rev. H**

Added 5-Lead SOT-23 .....	Universal
Changes to Pin Connection Diagram Section, Figure 1, and General Description Section.....	1
Deleted Figure 3; Renumbered Sequentially .....	1
Changes to Large Signal Voltage Gain Parameter, Table 2 .....	4
Changes to Large Signal Voltage Gain Parameter, Table 3 .....	5
Changes to Large Signal Voltage Gain Parameter, Table 4 .....	6
Changes to Table 6 .....	7
Moved Figure 3 .....	8
Added Pin Configurations and Function Descriptions Section, Figure 4, Figure 5, Table 7, Table 8, and Table 9; Renumbered Sequentially .....	8
Added Figure 6, Figure 7, Figure 8, Table 10, and Table 11 .....	9
Moved Figure 9 .....	10
Added Table 12 .....	10
Added Figure 11 and Figure 15 .....	11
Added Figure 42 and Figure 46 .....	17
Added Figure 73 and Figure 77 .....	23
Updated Outline Dimensions.....	32
Changes to Ordering Guide.....	35

**6/15—Rev. F to Rev. G**

Changes to Figure 96 and Figure 97 .....	24
--	----

**1/15—Rev. E to Rev. F**

Moved Revision History.....	3
Changes to Table 5 .....	7
Changes to Ordering Guide.....	29

**7/14—Rev. D to Rev. E**

Added ADA4084-1 .....	Universal
Added Figure 1; Renumbered Sequentially .....	1
Changes to Output Voltage High Parameter, Table 2 .....	3
Changes to Current Noise Density Parameter, Table 3 .....	4
Changes to Current Noise Density Parameter, Table 4 .....	5
Changes to Figure 8 Caption, and Figure 9 to Figure 11 .....	7
Changes to Figure 13 .....	8
Changes to Figure 21 .....	9
Added Figure 31; Renumbered Sequentially .....	11
Changes to Figure 30 Caption, and Figure 32 to Figure 34 .....	11
Changes to Figure 36 Caption to Figure 39 Caption .....	12
Changes to Figure 50 .....	14
Added Figure 60 .....	16
Changes to Figure 59 Caption, Figure 62, and Figure 63 .....	16
Changes to Figure 65 Caption to Figure 68 Caption .....	17
Changes to Figure 79 .....	19
Added Figure 89 .....	21
Changes to Figure 88 Caption, Figure 91 Caption, and Figure 92 Caption.....	21
Changes to Ordering Guide.....	28

**11/13—Rev. C to Rev. D**

Added 14-Lead TSSOP and 16-Lead LFCSP Packages.....	Universal
Added ADA4084-4.....	Universal
Change to Features Section and Applications Section .....	1
Added Figure 2 and Figure 3; Renumbered Sequentially .....	1
Changes to Table 2 .....	3
Changes to Table 3 .....	4
Changes to Table 4 .....	5
Changes to Table 5 and Table 6 .....	6
Changes to Typical Performance Characteristics Section .....	7
Updated Outline Dimensions.....	27
Changes to Ordering Guide.....	28

**4/13—Rev. B to Rev. C**

Changes to Figure 48 Caption .....	15
Updated Outline Dimensions.....	25

**6/12—Rev. A to Rev. B**

Added LFCSP Package .....	Universal
Changes to Figure 1 .....	1
Changes to Output Voltage High Parameter, Table 4 .....	5
Added Figure 5 and Figure 7, Renumbered Sequentially .....	7
Added Figure 30 and Figure 32 .....	12
Added Figure 55 and Figure 57 .....	17
Added Startup Characteristics Section .....	23
Moved Figure 78 .....	23
Changes to Output Phase Reversal Section and Comparator Operation Section .....	24
Updated Outline Dimensions.....	25
Changes to Ordering Guide.....	26

**2/12—Rev. 0 to Rev. A**

Changes to Data Sheet Title.....	1
Changes to Voltage Range in General Description .....	1
Changes to Supply Current/Amplifier Parameter, Table 2 .....	3
Changes to Common-Mode Rejection Ratio Parameter, Table 3 ..	4
Changes to Common-Mode Rejection Ratio Parameter, Table 4 ..	5
Changes to Figure 2 .....	6
Changes to Figure 24 .....	10
Changes to Figure 32 .....	12
Changes to Figure 47 .....	14
Changes to Figure 55 .....	16
Changes to Figure 62 .....	17
Changes to Figure 73 .....	20

**10/11—Revision 0: Initial Version**

## SPECIFICATIONS

### ELECTRICAL CHARACTERISTICS

$V_{SY} = 3 \text{ V}$ ,  $V_{CM} = 1.5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$	SOIC package $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ SOT-23, MSOP, TSSOP packages $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ <b>ADA4084-2 LFCSP package</b> $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	20	100	200	$\mu\text{V}$
Offset Voltage Drift	$\Delta t/\Delta T$	$50$	130	250	300	$\mu\text{V}/^\circ\text{C}$
Offset Voltage Matching		$T_A = 25^\circ\text{C}$	0.5	1.75	150	$\mu\text{V}$
Input Bias Current	$I_B$	<b>ADA4084-4 LFCSP package</b>	200	250	400	$\text{nA}$
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	140	25	50	$\text{nA}$
Input Voltage Range		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0	3	3	$\text{V}$
Common-Mode Rejection Ratio	$CMRR$	$V_{CM} = 0 \text{ V to } 3 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	64	88	60	$\text{dB}$
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2 \text{ k}\Omega$ , $0.5 \text{ V} \leq V_{OUT} \leq 2.5 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100	104	97	$\text{dB}$
Input Impedance				100  1.1		$\text{k}\Omega  \text{pF}$
Differential				80  2.9		$\text{M}\Omega  \text{pF}$
Common Mode						
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $R_L = 2 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.90	2.95	2.80	$\text{V}$
Output Voltage Low	$V_{OL}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $R_L = 2 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	2.85	2.9	2.70	$\text{V}$
Short-Circuit Current	$I_{SC}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	10	20	40	$\text{mA}$
Closed-Loop Output Impedance	$Z_{OUT}$	$R_L = 2 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	20	30	50	$\text{mV}$
					-17/+10	$\text{mA}$
		$f = 1 \text{ kHz}, A_V = 1$		0.1		$\Omega$
POWER SUPPLY						
Power Supply Rejection Ratio	$PSRR$	$V_{SY} = \pm 1.25 \text{ V to } \pm 1.75 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	100	110	90	$\text{dB}$
Supply Current per Amplifier	$I_{SY}$	$I_{OUT} = 0 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		0.565	0.650	$\text{mA}$
				0.950		$\text{mA}$
DYNAMIC PERFORMANCE						
Slew Rate	$SR$	$R_L = 2 \text{ k}\Omega$	2.0	2.6		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	$GBP$	$V_{IN} = 5 \text{ mV p-p}$ , $R_L = 10 \text{ k}\Omega$ , $A_V = 100$		15.4		$\text{MHz}$
Unity-Gain Crossover	$UGC$	$V_{IN} = 5 \text{ mV p-p}$ , $R_L = 10 \text{ k}\Omega$ , $A_V = 1$		8.08		$\text{MHz}$
Phase Margin	$\Phi_M$			86		Degrees
-3 dB Closed-Loop Bandwidth	$-3 \text{ dB}$	$A_V = 1$ , $V_{IN} = 5 \text{ mV p-p}$		12.3		$\text{MHz}$
Settling Time	$t_s$	$A_V = 10$ , $V_{IN} = 2 \text{ V p-p}$ , 0.1%		4		$\mu\text{s}$
Total Harmonic Distortion Plus Noise	$THD + N$	$V_{IN} = 300 \text{ mV rms}$ , $R_L = 2 \text{ k}\Omega$ , $f = 1 \text{ kHz}$		0.009		%
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	$0.1 \text{ Hz to } 10 \text{ Hz}$		0.14		$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1 \text{ kHz}$		3.9		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1 \text{ kHz}$		0.55		$\text{pA}/\sqrt{\text{Hz}}$

$V_{SY} = \pm 5.0$  V,  $V_{CM} = 0$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$	SOIC package $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ SOT-23, MSOP, TSSOP packages $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ <b>ADA4084-2</b> LFCSP package $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ <b>ADA4084-4</b> LFCSP package	30	100	200	$\mu\text{V}$
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$		60	130	250	$\mu\text{V}/^\circ\text{C}$
Offset Voltage Matching			90	200	300	$\mu\text{V}$
Input Bias Current	$I_B$	$T_A = 25^\circ\text{C}$ <b>ADA4084-4</b> LFCSP package	140	250	400	nA
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	5	25	50	nA
Input Voltage Range		$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	-5	+5		V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 4$ V, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $V_{CM} = \pm 5$ V $V_{CM} = \pm 5$ V, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	106	124		dB
Large Signal Voltage Gain	$A_V$	$R_L = 2 \text{ k}\Omega$ , $-4 \text{ V} \leq V_{OUT} \leq 4 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	76	70	108	dB
Input Impedance			103	112		dB
Differential				100  1.1		k $\Omega$   pF
Common Mode				200  2.5		M $\Omega$   pF
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.9	4.95		V
		$R_L = 2 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.8	4.85		V
Output Voltage Low	$V_{OL}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.8	4.85	-4.95	V
		$R_L = 2 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.7	-4.95	-4.9	V
					-4.8	V
Short-Circuit Current	$I_{SC}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		-4.95	-4.8	V
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1 \text{ kHz}$ , $A_V = 1$		-4.95	-4.8	V
					-4.7	V
				-24/+17		mA
				0.1		$\Omega$
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 2$ V to $\pm 18$ V $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	110	120		dB
Supply Current per Amplifier	$I_{SY}$	$I_{OUT} = 0 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	105	0.595	0.700	mA
					1.00	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 \text{ k}\Omega$ to $V_{CM}$	2.4	3.7		V/ $\mu\text{s}$
Gain Bandwidth Product	GBP	$V_{IN} = 5 \text{ mV p-p}$ , $R_L = 10 \text{ k}\Omega$ , $A_V = 100$		15.9		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 5 \text{ mV p-p}$ , $R_L = 10 \text{ k}\Omega$ , $A_V = 1$		9.6		MHz
Phase Margin	$\Phi_M$			85		Degrees
-3 dB Closed-Loop Bandwidth	-3 dB	$A_V = 1$ , $V_{IN} = 5 \text{ mV p-p}$		13.9		MHz
Settling Time	$t_s$	$A_V = 10$ , $V_{IN} = 8 \text{ V p-p}$ , 0.1%		4		$\mu\text{s}$
Total Harmonic Distortion Plus Noise	THD + N	$V_{IN} = 2 \text{ V rms}$ , $R_L = 2 \text{ k}\Omega$ , $f = 1 \text{ kHz}$		0.003		%
NOISE PERFORMANCE						
Voltage Noise	$e_n$ p-p	0.1 Hz to 10 Hz		0.14		$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1 \text{ kHz}$		3.9		n $\text{V}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1 \text{ kHz}$		0.55		p $\text{A}/\sqrt{\text{Hz}}$

$V_{SY} = \pm 15.0$  V,  $V_{CM} = 0$  V,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 4.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	$V_{OS}$	SOIC package $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ SOT-23, MSOP, TSSOP packages $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ <a href="#">ADA4084-2</a> LFCSP package $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	40	100	200	$\mu\text{V}$
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$T_A = 25^\circ\text{C}$	70	130	250	$\mu\text{V}/^\circ\text{C}$
Offset Voltage Matching		<a href="#">ADA4084-4</a> LFCSP package	100	200	300	$\mu\text{V}$
Input Bias Current	$I_B$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	140	250	400	nA
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	5	25	50	nA
Input Voltage Range		$-15$	106	124	+15	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 14$ V, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $V_{CM} = \pm 15$ V $V_{CM} = \pm 15$ V, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	85	80	110	dB
Large Signal Voltage Gain	$A_{VO}$	$R_L = 2 \text{ k}\Omega$ , $-13.5 \text{ V} \leq V_{OUT} \leq +13.5 \text{ V}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	105	117	100  1.1	dB
Input Impedance			105	117	200  2.5	$\text{k}\Omega  \text{pF}$
Differential						$\text{M}\Omega  \text{pF}$
Common Mode						
OUTPUT CHARACTERISTICS						
Output Voltage High	$V_{OH}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $R_L = 2 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	14.85	14.9	14.8	V
Output Voltage Low	$V_{OL}$	$R_L = 10 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ $R_L = 2 \text{ k}\Omega$ to $V_{CM}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	14.5	14.6	14.0	V
Short-Circuit Current	$I_{SC}$				-14.95	-14.9
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1 \text{ kHz}$ , $A_V = +1$			-14.9	-14.8
					-14.9	-14.8
					-14.7	-14.7
					$\pm 30$	mA
					0.1	$\Omega$
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 2$ V to $\pm 18$ V $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	110	120	105	dB
Supply Current per Amplifier	$I_{SY}$	$I_{OUT} = 0 \text{ mA}$ $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	0.625	0.750	1.050	mA
						mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 \text{ k}\Omega$	2.4	4.6		$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$V_{IN} = 5 \text{ mV p-p}$ , $R_L = 10 \text{ k}\Omega$ , $A_V = 100$		15.9		MHz
Unity-Gain Crossover	UGC	$V_{IN} = 5 \text{ mV p-p}$ , $R_L = 10 \text{ k}\Omega$ , $A_V = 1$		9.9		MHz
Phase Margin	$\Phi_M$			86		Degrees
-3 dB Closed-Loop Bandwidth	-3 dB	$A_V = 1$ , $V_{IN} = 5 \text{ mV p-p}$		13.9		MHz
Settling Time	$t_s$	$A_V = 10$ , $V_{IN} = 10 \text{ V p-p}$ , 0.1%		4		$\mu\text{s}$
Total Harmonic Distortion Plus Noise	THD + N	$V_{IN} = 5 \text{ V rms}$ , $R_L = 2 \text{ k}\Omega$ , $f = 1 \text{ kHz}$		0.003		%
NOISE PERFORMANCE						
Voltage Noise	$e_n$ p-p	0.1 Hz to 10 Hz		0.1		$\mu\text{V p-p}$
Voltage Noise Density	$e_n$	$f = 1 \text{ kHz}$		3.9		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_n$	$f = 1 \text{ kHz}$		0.55		$\text{pA}/\sqrt{\text{Hz}}$

## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Input Voltage	$V_- \leq V_{IN} \leq V_+$
Differential Input Voltage <sup>1</sup>	$\pm 0.6\text{ V}$
Output Short-Circuit Duration to GND	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 60 sec)	300°C
ESD	
Human Body Model <sup>2</sup>	4.5 kV
Machine Model <sup>3</sup>	200 V
Field-Induced Charged-Device Model (FICDM) <sup>4</sup>	1.25 kV

<sup>1</sup> For input differential voltages greater than 0.6 V, limit the input current to less than 5 mA to prevent degradation or destruction of the input devices.

<sup>2</sup> Applicable standard: MIL-STD-883, Method 3015.7.

<sup>3</sup> Applicable standard: JESD22-A115-A (ESD machine model standard of JEDEC).

<sup>4</sup> Applicable standard: JESD22-C101-C (ESD FICDM standard of JEDEC).

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the device soldered on a 4-layer JEDEC standard printed circuit board (PCB) with zero airflow.

Table 6. Thermal Resistance

Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
5-Lead SOT-23 (RJ-5)	219.4	155.6	°C/W
8-Lead SOIC_N (R-8)	121	43	°C/W
8-Lead MSOP (RM-8)	142	45	°C/W
8-Lead LFCSP (CP-8-12) <sup>1,3</sup>	84	40	°C/W
14-Lead TSSOP (RU-14)	112	43	°C/W
16-Lead LFCSP (CP-16-26) <sup>2,3</sup>	55	30	°C/W

<sup>1</sup> Values are based on 4-layer (2S2P) JEDEC standard PCB, with four thermal vias. Exposed pad soldered to PCB.

<sup>2</sup> Values are based on 4-layer (2S2P) JEDEC standard PCB, with nine thermal vias. Exposed pad soldered to PCB.

<sup>3</sup>  $\theta_{JC}$  measured on top of package.

## ESD CAUTION



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.




Figure 2. Simplified Schematic

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. ADA4084-1, 8-Lead SOIC (R)

Table 7. 8-Lead SOIC, ADA4084-1 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NIC	Not Internally Connected
2	-IN	Negative Input
3	+IN	Positive Input
4	V-	Negative Supply
5	NIC	Not Internally Connected
6	OUT	Output
7	V+	Positive Supply
8	NIC	Not Internally Connected




Figure 4. ADA4084-1, 5-Lead SOT-23 (RJ)

Table 8. 5-Lead SOT-23, ADA4084-1 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUT	Output
2	V-	Negative Supply
3	+IN	Positive Input
4	-IN	Negative Input
5	V+	Positive Supply




Figure 5. ADA4084-2, 8-Lead LFCSP (CP)

Table 9. 8-Lead LFCSP, ADA4084-2 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUT A	Output, Channel A
2	-IN A	Negative Input, Channel A
3	+IN A	Positive Input, Channel A
4	V-	Negative Supply
5	+IN B	Positive Input, Channel B
6	-IN B	Negative Input, Channel B
7	OUT B	Output, Channel B
8	V+	Positive Supply
	EPAD	Exposed Pad. For the LFCSP package, the exposed pad must be connected to V-.




Figure 6. ADA4084-2, 8-Lead MSOP (RM)




Figure 7. ADA4084-2, 8-Lead SOIC (R)

Table 10. 8-Lead MSOP, 8-Lead SOIC, ADA4084-2 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUT A	Output, Channel A
2	-IN A	Negative Input, Channel A
3	+IN A	Positive Input, Channel A
4	V-	Negative Supply
5	+IN B	Positive Input, Channel B
6	-IN B	Negative Input, Channel B
7	OUT B	Output, Channel B
8	V+	Positive Supply B




Figure 8. ADA4084-4, 14-Lead TSSOP (RU)

Table 11. 14-Lead TSSOP, ADA4084-4 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUT A	Output, Channel A
2	-IN A	Negative Input, Channel A
3	+IN A	Positive Input, Channel A
4	V+	Positive Supply
5	+IN B	Positive Input, Channel B
6	-IN B	Negative Input, Channel B
7	OUT B	Output, Channel B
8	OUT C	Output, Channel C
9	-IN C	Negative Input, Channel C
10	+IN C	Positive Input, Channel C
11	V-	Negative Supply
12	+IN D	Positive Input, Channel D
13	-IN D	Negative Input, Channel D
14	OUT D	Output, Channel D




Figure 9. ADA4084-4, 16-Lead LFCSP (CP)


Table 12. 16-Lead LFCSP, ADA4084-4 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	-IN A	Negative Input Channel A
2	+IN A	Positive Input, Channel A
3	V+	Positive Supply
4	+IN B	Positive Input, Channel B
5	-IN B	Negative Input, Channel B
6	OUT B	Output, Channel B
7	OUT C	Output, Channel C
8	-IN C	Negative Input, Channel C
9	+IN C	Positive Input, Channel C
10	V-	Negative Supply
11	+IN D	Positive Input, Channel D
12	-IN D	Negative Input, Channel D
13	NIC	Not Internally Connected
14	OUT D	Output, Channel D
15	OUT A	Output, Channel A
16	NIC	Not Internally Connected


## TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.


### $\pm 1.5\text{ V}$ CHARACTERISTICS




08237-003




08237-081




08237-006



08237-005



08237-004



08237-309



Figure 16.  $\text{TCV}_{\text{OS}}$  Distribution, LFCSP

Figure 19. Input Bias Current vs. Temperature




Figure 17. Input Offset Voltage vs. Common-Mode Voltage




Figure 20. Input Bias Current vs.  $V_{CM}$  for Various Temperatures

Figure 18. Input Offset Voltage vs. Temperature

Figure 21. Dropout Voltage ( $V_{DO}$ ) vs. Source Current




Figure 22. Dropout Voltage ( $V_{DO}$ ) vs. Sink CurrentFigure 25. Output Impedance ( $Z_{OUT}$ ) vs. Frequency

Figure 23. Open-Loop Gain and Phase vs. Frequency




Figure 26. PSRR vs. Frequency




Figure 24. Closed-Loop Gain vs. Frequency












Figure 27. CMRR vs. Frequency







08237-222




08237-231




08237-125



08237-425



08237-126



08237-233










Figure 40. Negative 50% Overload Recovery

**±5 V CHARACTERISTICS**Figure 41. Input Offset Voltage ( $V_{OS}$ ) Distribution, SOICFigure 44. Input Offset Voltage ( $V_{OS}$ ) Distribution, LFCSPFigure 42. Input Offset Voltage ( $V_{OS}$ ) Distribution, SOT-23Figure 45.  $TCV_{OS}$  Distribution, SOIC, MSOP, and TSSOPFigure 43. Input Offset Voltage ( $V_{OS}$ ) Distribution, MSOP and TSSOPFigure 46.  $TCV_{OS}$  Distribution for SOT-23



Figure 47.  $TCV_{OS}$  Distribution, LFCSP

Figure 50. Input Bias Current vs. Temperature




Figure 48. Input Offset Voltage vs. Common-Mode Voltage




Figure 51. Input Bias Current vs.  $V_{CM}$  for Various Temperatures

Figure 49. Input Offset Voltage vs. Temperature

Figure 52. Dropout Voltage ( $V_{DO}$ ) vs. Source Current




Figure 53. Dropout Voltage ( $V_{DO}$ ) vs. Sink CurrentFigure 56. Output Impedance ( $Z_{OUT}$ ) vs. Frequency

Figure 54. Open-Loop Gain and Phase vs. Frequency




Figure 57. PSRR vs. Frequency




Figure 55. Closed-Loop Gain vs. Frequency












Figure 58. CMRR vs. Frequency







08237-045




08237-280




08237-150



08237-048



08237-151



08237-282










Figure 71. Negative 50% Overload Recovery

**±15 V CHARACTERISTICS**Figure 72. Input Offset Voltage ( $V_{OS}$ ) Distribution, SOICFigure 75. Input Offset Voltage ( $V_{OS}$ ) Distribution, LFCSPFigure 73. Input Offset Voltage ( $V_{OS}$ ) Distribution, SOT-23Figure 76.  $TCV_{OS}$  Distribution, SOIC, MSOP, and TSSOPFigure 74. Input Offset Voltage ( $V_{OS}$ ) Distribution, MSOP and TSSOPFigure 77.  $TCV_{OS}$  Distribution, SOT-23



Figure 78.  $TCV_{OS}$  Distribution, LFCSP

Figure 81. Input Bias Current vs. Temperature




Figure 79. Input Offset Voltage vs. Common-Mode Voltage




Figure 82. Input Bias Current vs.  $V_{CM}$  for Various Temperatures

Figure 80. Input Offset Voltage vs. Temperature

Figure 83. Dropout Voltage ( $V_{DO}$ ) vs. Source Current




Figure 84. Dropout Voltage ( $V_{DO}$ ) vs. Sink CurrentFigure 87. Output Impedance ( $Z_{OUT}$ ) vs. Frequency

Figure 85. Open-Loop Gain and Phase vs. Frequency




Figure 88. PSRR vs. Frequency




Figure 86. Closed-Loop Gain vs. Frequency




Figure 89. CMRR vs. Frequency