



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## FEATURES

- Next generation of the [AD820/AD822](#)
- Wide gain bandwidth product: 8 MHz typical
- High slew rate: +23 V/ $\mu$ s/–18 V/ $\mu$ s typical
- Low input bias current:  $\pm 10$  pA maximum at  $T_A = 25^\circ\text{C}$
- Low offset voltage
  - A grade:  $\pm 0.8$  mV maximum at  $T_A = 25^\circ\text{C}$
  - B grade:  $\pm 0.35$  mV maximum at  $T_A = 25^\circ\text{C}$
- Low offset voltage drift
  - A grade:  $\pm 2$   $\mu\text{V}/^\circ\text{C}$  typical,  $\pm 15$   $\mu\text{V}/^\circ\text{C}$  maximum
  - B grade:  $\pm 2$   $\mu\text{V}/^\circ\text{C}$  typical,  $\pm 5$   $\mu\text{V}/^\circ\text{C}$  maximum
- Input voltage range includes Pin V–
- Rail-to-rail output
- Electromagnetic interference rejection ratio (EMIRR)
  - 90 dB typical at  $f = 1000$  MHz and  $f = 2400$  MHz
- Industry-standard package and pinouts

## APPLICATIONS

- High output impedance sensor interfaces
- Photodiode sensor interfaces
- Transimpedance amplifiers
- ADC drivers
- Precision filters and signal conditioning


## GENERAL DESCRIPTION

The [ADA4622-1/ADA4622-2](#) are the next generation of the [AD820](#) and the [AD822](#) single-supply, rail-to-rail output (RRO), precision junction field effect transistors (JFET) input op amps. The [ADA4622-1/ADA4622-2](#) include many improvements that make them desirable as an upgrade without compromising the flexibility and ease of use that makes the [AD820](#) and the [AD822](#) useful for a wide variety of applications.

The input voltage range includes the negative supply and the output swings rail-to-rail. Input EMI filters increase the signal robustness in the face of closely located switching noise sources.

The speed, in terms of bandwidth and slew rate, increases along with a strong output drive to improve settling time performance and enable the devices to drive the inputs of modern single-ended, successive approximation register (SAR) analog-to-digital converters (ADCs).

## PIN CONFIGURATIONS



### NOTES

1. NIC = NOT INTERNALLY CONNECTED.

Figure 1. 8-Lead SOIC Pin Configuration, [ADA4622-1](#) (See the Pin Configurations and Function Descriptions Section for Additional Pin Configurations)




Figure 2. 8-Lead MSOP Pin Configuration, [ADA4622-2](#) (See the Pin Configurations and Function Descriptions Section for Additional Pin Configurations)

Voltage noise is reduced; while keeping the supply current the same as the [AD820](#) and the [AD822](#), broadband noise is reduced by 25%, and  $1/f$  is reduced by half. DC precision in the [ADA4622-1/ADA4622-2](#) improved from the [AD820](#) and the [AD822](#) with half the offset and a maximum thermal drift specification added to the [ADA4622-1/ADA4622-2](#). The common-mode rejection ratio (CMRR) is improved from the [AD820](#) and the [AD822](#) to make the [ADA4622-1/ADA4622-2](#) more suitable when used in noninverting gain and difference amplifier configurations.

The [ADA4622-1/ADA4622-2](#) are specified for operation over the extended industrial temperature range of  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$  and operates from 5 V to 30 V with specifications at +5 V,  $\pm 5$  V, and  $\pm 15$  V. The [ADA4622-1](#) is available in a 5-lead SOT-23 package and an 8-lead LFCSP package, and the [ADA4622-2](#) is available in an 8-lead SOIC package, an 8-lead MSOP package, and an 8-lead LFCSP package.

**TABLE OF CONTENTS**

Features ..... 1  
 Applications ..... 1  
 Pin Configurations ..... 1  
 General Description ..... 1  
 Revision History ..... 2  
 Specifications ..... 3  
     Electrical Characteristics,  $V_{SY} = \pm 15\text{ V}$  ..... 3  
     Electrical Characteristics,  $V_{SY} = \pm 5\text{ V}$  ..... 5  
     Electrical Characteristics,  $V_{SY} = 5\text{ V}$  ..... 7  
 Absolute Maximum Ratings ..... 9  
     Thermal Resistance ..... 9  
     ESD Caution ..... 9  
 Pin Configurations and Function Descriptions ..... 10  
 Typical Performance Characteristics ..... 12  
 Theory Of Operation ..... 24

Input Characteristics ..... 24  
 Output Characteristics ..... 25  
 Shutdown Operation ..... 26  
 Applications Information ..... 27  
     Recommended Power Solution ..... 27  
     Maximum Power Dissipation ..... 27  
     Second-Order Low-Pass Filter ..... 27  
     Wideband Photodiode Preamplifier ..... 27  
     Peak Detector ..... 30  
     Multiplexing Inputs ..... 30  
     Full Wave Rectifier ..... 31  
 Outline Dimensions ..... 32  
     Ordering Guide ..... 34

**REVISION HISTORY**

**2/2017—Rev. A to Rev. B**

Added ADA4622-1 ..... Throughout  
 Changed AD822 to AD820/AD822 ..... Throughout  
 Changed ADA4622-2 to ADA4622-1/ADA4622-2 .. Throughout  
 Changed 7.5 MHz to 8 MHz in Product Title ..... 1  
 Added Figure 1; Renumbered Sequentially ..... 1  
 Changes to Table 1 ..... 3  
 Changes to Table 2 ..... 5  
 Changes to Table 3 ..... 7  
 Changes to Table 5 ..... 9  
 Added Figure 3, Table 6, Figure 4, and Table 7; Renumbered  
 Sequentially ..... 10  
 Changes to Figure 11 and Figure 12 ..... 12  
 Added Figure 13 ..... 12  
 Added Figure 78 ..... 23  
 Added Shutdown Operation and Figure 86 to Figure 89 ..... 26  
 Added Multiplexing Inputs Section, Figure 99, and Figure 100 ..... 30  
 Added Full Wave Rectifier Section, Figure 101, and Figure 102 ..... 31  
 Updated Outline Dimensions ..... 32  
 Change to Ordering Guide ..... 34

**2/2016—Rev. 0 to Rev. A**

Added 8-Lead LFCSP ..... Universal  
 Changes to General Description Section ..... 1  
 Changes to Settling Time to 0.1% Parameter and Settling Time  
 to 0.01% Parameter, Table 1 ..... 4  
 Changes to Table 5 ..... 9  
 Added Pin Configurations and Function Descriptions Section,  
 Figure 2, Figure 3, Table 6, Figure 4, and Table 7; Renumbered  
 Sequentially ..... 10  
 Changes to Figure 9 ..... 11  
 Changes to Input Characteristics Section ..... 23  
 Changes to Recommended Power Solution Section ..... 25  
 Changes to Wideband Photodiode Preamplifier Section ..... 26  
 Change to Figure 85 ..... 26  
 Change to Figure 86 ..... 27  
 Updated Outline Dimensions ..... 29  
 Changes to Ordering Guide ..... 30

**10/2015—Revision 0: Initial Version**



## SPECIFICATIONS

ELECTRICAL CHARACTERISTICS,  $V_{SY} = \pm 15\text{ V}$ 

Supply voltage ( $V_{SY}$ ) =  $\pm 15\text{ V}$ , common-mode voltage ( $V_{CM}$ ) = output voltage ( $V_{OUT}$ ) =  $0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit		
INPUT CHARACTERISTICS								
Offset Voltage	$V_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		+0.04	$\pm 0.8$	mV		
A Grade					$\pm 2$	mV		
B Grade					$\pm 0.35$	mV		
<a href="#">ADA4622-1</a>					$\pm 1$	mV		
<a href="#">ADA4622-2</a>					$\pm 0.8$	mV		
Offset Voltage Match	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			$\pm 1$	mV		
Offset Voltage Drift								
A Grade					$\pm 2$	$\pm 15$	$\mu\text{V}/^\circ\text{C}$	
B Grade	$\pm 2$	$\pm 5$	$\mu\text{V}/^\circ\text{C}$					
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			$\pm 10$	pA		
					$\pm 1.5$	nA		
					$V_{CM} = -15\text{ V}$	$-15$	pA	
Input Offset Current	$I_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			$\pm 10$	pA		
					$\pm 0.5$	nA		
Input Voltage Range	IVR		-15.2		+14	V		
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -15\text{ V to } +12\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		84	100	dB		
A Grade						81	dB	
B Grade						87	100	dB
						85	dB	
						85	dB	
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega, V_{OUT} = -14.5\text{ V to } +14.5\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		117	122	dB		
						109	dB	
						102	110	dB
						93	dB	
Input Capacitance	$C_{INDM}$	Differential mode		0.4		pF		
	$C_{INCM}$	Common mode		3.6		pF		
Input Resistance	$R_{DIFF}$	Differential mode		$10^{13}$		$\Omega$		
	$R_{CM}$	Common mode		$10^{13}$		$\Omega$		
OUTPUT CHARACTERISTICS								
Output Voltage	$V_{OH}$	$I_{SOURCE} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$		14.95	14.97	V		
High						14.9	V	
						14.3	14.5	V
						14.1	V	
Low	$V_{OL}$	$I_{SINK} = 1\text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$			-14.955	-14.935	V	
						-14.88	V	
						-14.685	-14.55	V
						-14.25	V	
Output Current	$I_{OUT}$	$V_{DROPOUT} < 1\text{ V}$		20		mA		
Short-Circuit Current	$I_{SC}$	Sourcing		42		mA		
		Sinking		-51		mA		
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1\text{ kHz, gain } (A_V) = 1$		0.1		$\Omega$		
		$A_V = 10$		0.4		$\Omega$		
		$A_V = 100$		3		$\Omega$		

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 4\text{ V to } \pm 18\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	87	103		dB
Supply Current per Amplifier ADA4622-1	$I_{SY}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		715	750	$\mu\text{A}$
ADA4622-2					775	$\mu\text{A}$
Shutdown Current					665	700
		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$ ADA4622-1 only			725	$\mu\text{A}$
				60		$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$V_{OUT} = \pm 12.5\text{ V}$ , $R_L = 2\text{ k}\Omega$ , load capacitor ( $C_L$ ) = 100 pF, $A_V = 1$ Low to high transition High to low transition		23 -18		V/ $\mu\text{s}$ V/ $\mu\text{s}$
Gain Bandwidth Product	GBP	$A_V = 100$ , $C_L = 35\text{ pF}$		8		MHz
Unity-Gain Crossover	UGC	$A_V = 1$		7		MHz
-3 dB Bandwidth	-3 dB	$A_V = 1$		15.5		MHz
Phase Margin	$\Phi_M$			53		Degrees
Settling Time	$t_s$	Input voltage ( $V_{IN}$ ) = 10 V step, $R_L = 2\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , $A_V = -1$		1.5		$\mu\text{s}$
To 0.1%				2		$\mu\text{s}$
To 0.01%						
<b>EMI REJECTION RATIO</b>						
f = 1000 MHz	EMIRR	$V_{IN} = 100\text{ mV p-p}$		90		dB
f = 2400 MHz				90		dB
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_N$ p-p	0.1 Hz to 10 Hz		0.75		$\mu\text{V p-p}$
Voltage Noise Density	$e_N$	f = 10 Hz		30		nV/ $\sqrt{\text{Hz}}$
		f = 100 Hz		15		nV/ $\sqrt{\text{Hz}}$
		f = 1 kHz		12.5		nV/ $\sqrt{\text{Hz}}$
		f = 10 kHz		12		nV/ $\sqrt{\text{Hz}}$
Current Noise Density	$i_N$	f = 1 kHz		0.8		fA/ $\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$A_V = 1$ , f = 10 Hz to 20 kHz, $V_{IN} = 7\text{ V rms}$ at 1 kHz				
Bandwidth (BW) = 80 kHz				0.0003		%
BW = 500 kHz				0.00035		%
<b>MATCHING SPECIFICATIONS</b>						
Maximum Offset Voltage over Temperature				0.5		mV
Offset Voltage Temperature Drift				2.5		$\mu\text{V}/^\circ\text{C}$
Input Bias Current				0.5	5	pA
<b>CROSSTALK</b>						
	$C_S$	$R_L = 5\text{ k}\Omega$ , $V_{IN} = 20\text{ V p-p}$ f = 1 kHz f = 100 kHz		-112 -72		dB dB

**ELECTRICAL CHARACTERISTICS,  $V_{SY} = \pm 5\text{ V}$**  $V_{SY} = \pm 5\text{ V}$ ,  $V_{CM} = V_{OUT} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit								
<b>INPUT CHARACTERISTICS</b>														
Offset Voltage	$V_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		+0.04	$\pm 0.8$	mV								
A Grade														
B Grade														
<a href="#">ADA4622-1</a>														
<a href="#">ADA4622-2</a>														
Offset Voltage Match	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$			$\pm 1$	mV								
Offset Voltage Drift														
A Grade														
B Grade						$\mu\text{V}/^\circ\text{C}$								
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		+2	$\pm 10$	pA								
Input Offset Current														
Input Voltage Range	IVR	$V_{CM} = V^-$		-5.2		pA								
Common-Mode Rejection Ratio														
A Grade	CMRR	$V_{CM} = -5\text{ V to }+2\text{ V}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$		75	91	dB							
B Grade														
Large Signal Voltage Gain														
Input Capacitance														
Input Resistance	$C_{INDM}$	Differential mode				0.4	pF							
Input Resistance								$C_{INCM}$	Common mode				3.6	pF
Input Resistance														
Input Resistance	$R_{DIFF}$	Differential mode				$10^{13}$	$\Omega$							
Input Resistance								$R_{CM}$	Common mode				$10^{13}$	$\Omega$
<b>OUTPUT CHARACTERISTICS</b>														
Output Voltage	$V_{OH}$	$I_{SOURCE} = 1\text{ mA}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$				V							
High														
High														
High														
Low	$V_{OL}$	$I_{SINK} = 1\text{ mA}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$				V							
Low														
Low														
Low														
Output Current	$I_{OUT}$	$V_{DROPOUT} < 1\text{ V}$					mA							
Short-Circuit Current														
Short-Circuit Current	$I_{SC}$	Sourcing					mA							
Short-Circuit Current														
Short-Circuit Current	$I_{SC}$	Sinking					mA							
Short-Circuit Current														
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1\text{ kHz}$ , $A_V = 1$					$\Omega$							
Closed-Loop Output Impedance														
Closed-Loop Output Impedance														
Closed-Loop Output Impedance		$A_V = 10$					$\Omega$							
Closed-Loop Output Impedance		$A_V = 100$					$\Omega$							

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 4\text{ V to } \pm 18\text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	87	103		dB
Supply Current per Amplifier	$I_{SY}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	81			dB
ADA4622-1				660	725	$\mu\text{A}$
ADA4622-2					750	$\mu\text{A}$
				610	675	$\mu\text{A}$
Shutdown Current		$-40^\circ\text{C} < T_A < +125^\circ\text{C}$ ADA4622-1 only		50		$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$V_{OUT} = \pm 3\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , $A_V = 1$ Low to high transition High to low transition		21 -16		$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$A_V = 100$ , $C_L = 35\text{ pF}$		7.8		MHz
Unity-Gain Crossover	UGC	$A_V = 1$		6.5		MHz
-3 dB Bandwidth	-3 dB	$A_V = 1$		10		MHz
Phase Margin	$\Phi_M$			50		Degrees
Settling Time	$t_S$	$V_{IN} = 8\text{ V step}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , $A_V = -1$		1.5		$\mu\text{s}$
To 0.1%				2		$\mu\text{s}$
To 0.01%						
<b>EMI REJECTION RATIO</b>						
$f = 1000\text{ MHz}$	EMIRR	$V_{IN} = 100\text{ mV p-p}$		90		dB
$f = 2400\text{ MHz}$				90		dB
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_N\text{ p-p}$	0.1 Hz to 10 Hz		0.75		$\mu\text{V p-p}$
Voltage Noise Density	$e_N$	$f = 10\text{ Hz}$ $f = 100\text{ Hz}$ $f = 1\text{ kHz}$ $f = 10\text{ kHz}$		30 15 12.5 12		$\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_N$	$f = 1\text{ kHz}$		0.8		$\text{pA}/\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$A_V = 1$ , $f = 10\text{ Hz to } 20\text{ kHz}$ , $V_{IN} = 1.5\text{ V rms at } 1\text{ kHz}$		0.0005		%
BW = 80 kHz				0.0008		%
BW = 500 kHz						
<b>MATCHING SPECIFICATIONS</b>						
Maximum Offset Voltage over Temperature				0.5		mV
Offset Voltage Temperature Drift				2.5		$\mu\text{V}/^\circ\text{C}$
Input Bias Current				0.5	5	pA
<b>CROSSTALK</b>						
	$C_S$	$R_L = 5\text{ k}\Omega$ , $V_{IN} = 6\text{ V p-p}$ $f = 1\text{ kHz}$ $f = 100\text{ kHz}$		-112 -72		dB dB

**ELECTRICAL CHARACTERISTICS,  $V_{SY} = 5\text{ V}$**  $V_{SY} = 5\text{ V}$ ,  $V_{CM} = 0\text{ V}$ ,  $V_{OUT} = V_{SY}/2$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit						
<b>INPUT CHARACTERISTICS</b>												
Offset Voltage	$V_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$										
A Grade								+0.04	$\pm 0.8$	mV		
B Grade								+0.04	$\pm 2$	mV		
<a href="#">ADA4622-1</a>									$\pm 0.35$	mV		
<a href="#">ADA4622-2</a>									$\pm 1$	mV		
Offset Voltage Match					$\pm 0.8$	mV						
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$										
A Grade							$\pm 2$	$\pm 15$	$\mu\text{V}/^\circ\text{C}$			
B Grade				$\pm 2$	$\pm 5$	$\mu\text{V}/^\circ\text{C}$						
Input Bias Current	$I_B$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$										
Input Offset Current								2	$\pm 10$	pA		
Input Voltage Range	$I_{OS}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$				$\pm 1.5$	nA					
Common-Mode Rejection Ratio	IVR		-0.2									
A Grade										$\pm 10$	pA	
B Grade						$\pm 0.5$	nA					
Large Signal Voltage Gain	$A_{VO}$	$R_L = 10\text{ k}\Omega$ to $V_-$ , $V_{OUT} = 0.2\text{ V}$ to $4.6\text{ V}$										
Common-Mode Rejection Ratio							CMRR					
A Grade								$V_{CM} = 0\text{ V}$ to $2\text{ V}$	70	87		dB
B Grade								$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	67			dB
Large Signal Voltage Gain								$V_{CM} = 0\text{ V}$ to $2\text{ V}$	73	87		dB
Input Capacitance	$C_{INDM}$	Differential mode				0.4						
Input Resistance							$C_{INCM}$	Common mode				3.6
Input Resistance							$R_{DIFF}$	Differential mode				$10^{13}$
Input Resistance	$R_{CM}$	Common mode				$10^{13}$						
<b>OUTPUT CHARACTERISTICS</b>												
Output Voltage	$V_{OH}$	$I_{SOURCE} = 1\text{ mA}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$									
High								4.95	4.97	V		
Low								4.9		V		
High								4.3	4.5	V		
Output Current	$V_{OL}$	$I_{SINK} = 1\text{ mA}$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$									
Short-Circuit Current								4.1		V		
Short-Circuit Current												$-14.955$
Short-Circuit Current												$-14.935$
Short-Circuit Current						$-14.88$						
Short-Circuit Current						$-14.69$						
Short-Circuit Current						$-14.55$						
Short-Circuit Current						$-14.25$						
Output Current	$I_{OUT}$	$V_{DROPOUT} < 1\text{ V}$				20	mA					
Short-Circuit Current	$I_{SC}$	Sourcing				27	mA					
Short-Circuit Current		Sinking				-35	mA					
Closed-Loop Output Impedance	$Z_{OUT}$	$f = 1\text{ kHz}$ , $A_V = 1$				0.1						
Closed-Loop Output Impedance												0.6
Closed-Loop Output Impedance												5
Closed-Loop Output Impedance		$A_V = 10$					$\Omega$					
Closed-Loop Output Impedance		$A_V = 100$					$\Omega$					



Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER SUPPLY</b>						
Power Supply Rejection Ratio	PSRR	$V_{SY} = 4\text{ V to }15\text{ V}$ $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	80 74	95		dB dB
Supply Current per Amplifier ADA4622-1	$I_{SY}$	$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$		650	700	$\mu\text{A}$
ADA4622-2				725		$\mu\text{A}$
				600	650	$\mu\text{A}$
Shutdown Current		$-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$ ADA4622-1 only		50		$\mu\text{A}$
<b>DYNAMIC PERFORMANCE</b>						
Slew Rate	SR	$V_{OUT} = 0.5\text{ V to }3.5\text{ V}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 100\text{ pF}$ , $A_V = 1$ Low to high transition High to low transition		20 -15		$\text{V}/\mu\text{s}$ $\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	$A_V = 100$ , $C_L = 35\text{ pF}$		7.2		MHz
Unity-Gain Crossover	UGC	$A_V = 1$		6		MHz
-3 dB Bandwidth	-3 dB	$A_V = 1$		9		MHz
Phase Margin	$\Phi_M$			50		Degrees
Settling Time	$t_s$	$V_{IN} = 4\text{ V step}$ , $R_L = 2\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , $A_V = -1$		1.5 2.0		$\mu\text{s}$ $\mu\text{s}$
To 0.1%						
To 0.01%						
<b>EMI REJECTION RATIO</b>						
f = 1000 MHz	EMIRR	$V_{IN} = 100\text{ mV p-p}$		90		dB
f = 2400 MHz				90		dB
<b>NOISE PERFORMANCE</b>						
Voltage Noise	$e_N\text{ p-p}$	0.1 Hz to 10 Hz		0.75		$\mu\text{V p-p}$
Voltage Noise Density	$e_N$	f = 10 Hz		30		$\text{nV}/\sqrt{\text{Hz}}$
		f = 100 Hz		15		$\text{nV}/\sqrt{\text{Hz}}$
		f = 1 kHz		12.5		$\text{nV}/\sqrt{\text{Hz}}$
		f = 10 kHz		12		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	$i_N$	f = 1 kHz		0.8		$\text{pA}/\sqrt{\text{Hz}}$
Total Harmonic Distortion + Noise	THD + N	$A_V = 1$ , f = 10 Hz to 20 kHz, $V_{IN} = 0.5\text{ V rms}$ at 1 kHz				
BW = 80 kHz				0.0025		%
BW = 500 kHz				0.0025		%
<b>MATCHING SPECIFICATIONS</b>						
Maximum Offset Voltage over Temperature				0.5		mV
Offset Voltage Temperature Drift				2.5		$\mu\text{V}/^{\circ}\text{C}$
Input Bias Current				0.5	5	pA
<b>CROSSTALK</b>						
	$C_S$	$R_L = 5\text{ k}\Omega$ , $V_{IN} = 3\text{ V p-p}$ f = 1 kHz		-112		dB
		f = 100 kHz		-72		dB

## ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	(V-) – 0.3 V to (V+) + 0.2 V
Differential Input Voltage	36 V
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–40°C to +125°C
Junction Temperature Range	–65°C to +150°C
Lead Temperature, Soldering (10 sec)	300°C
ESD Rating, Human Body Model (HBM)	4 kV

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

Table 5. Thermal Resistance<sup>1</sup>

Package Type	$\theta_{JA}$	$\theta_{JC}^2$	Unit
8-Lead SOIC			
1-Layer JEDEC Board	180	63	°C/W
2-Layer JEDEC Board	120	N/A	°C/W
8-Lead MSOP			
1-Layer JEDEC Board	265	115	°C/W
2-Layer JEDEC Board	185	N/A	°C/W
8-Lead LFCSP			
1-Layer JEDEC Board	272	63	°C/W
2-Layer JEDEC Board	145	N/A	°C/W
2-Layer JEDEC Board with 2 × 2 Vias	55	N/A	°C/W
5-Lead SOT-23			
1-Layer JEDEC Board	538	82	°C/W
2-Layer JEDEC Board	339	N/A	°C/W

<sup>1</sup> Thermal impedance simulated values are based on a JEDEC thermal test board. See JEDEC JESD51.

<sup>2</sup> N/A means not applicable.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 3. 5-Lead SOT-23 Pin Configuration, ADA4622-1

Table 6. 5-Lead SOT-23 Pin Function Descriptions, ADA4622-1

Pin No.	Mnemonic	Description
1	OUT	Output
2	V-	Negative Supply Voltage
3	+IN	Noninverting Input
4	-IN	Inverting Input
5	V+	Positive Supply Voltage



NOTES  
 1. NIC = NOT INTERNALLY CONNECTED.

Figure 4. 8-Lead SOIC Pin Configuration, ADA4622-1

Table 7. 8-Lead SOIC Pin Function Descriptions, ADA4622-1

Pin No.	Mnemonic	Description
1, 5	NIC	Not Internally Connected
2	-IN	Inverting Input
3	+IN	Noninverting Input
4	V-	Negative Supply Voltage
6	OUT	Output
7	V+	Positive Supply Voltage
8	DISABLE	Disable Input (Active Low)




Figure 5. 8-Lead MSOP Pin Configuration, ADA4622-2





Figure 6. 8-Lead SOIC Pin Configuration, ADA4622-2

Table 8. 8-Lead MSOP and 8-Lead SOIC Pin Function Descriptions, ADA4622-2

Pin No.	Mnemonic	Description
1	OUT A	Output, Channel A
2	-IN A	Inverting Input, Channel A
3	+IN A	Noninverting Input, Channel A
4	V-	Negative Supply Voltage
5	+IN B	Noninverting Input, Channel B
6	-IN B	Inverting Input, Channel B
7	OUT B	Output, Channel B
8	V+	Positive Supply Voltage



NOTES  
 1. IT IS RECOMMENDED TO CONNECT THE EXPOSED PAD TO THE V+ PIN.

Figure 7. 8-Lead LFCSP Pin Configuration, ADA4622-2

Table 9. 8-Lead LFCSP Pin Function Descriptions, ADA4622-2

Pin No.	Mnemonic	Description
1	OUT A	Output, Channel A.
2	-IN A	Inverting Input, Channel A.
3	+IN A	Noninverting Input, Channel A.
4	V-	Negative Supply Voltage.
5	+IN B	Noninverting Input, Channel B.
6	-IN B	Inverting Input, Channel B.
7	OUT B	Output, Channel B.
8	V+	Positive Supply Voltage.
	EPAD	Exposed Pad. It is recommended to connect the exposed pad to the V+ pin.

# TYPICAL PERFORMANCE CHARACTERISTICS

T<sub>A</sub> = 25°C, unless otherwise noted.




Figure 8. Input Offset Voltage ( $V_{OS}$ ) Distribution,  $V_{SY} = \pm 15\text{ V}$




Figure 11. Input Offset Voltage Drift ( $TCV_{OS}$ ) Distribution ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ),  $V_{SY} = \pm 15\text{ V}$




Figure 9. Input Offset Voltage ( $V_{OS}$ ) Distribution,  $V_{SY} = \pm 5\text{ V}$




Figure 12. Input Offset Voltage Drift ( $TCV_{OS}$ ) Distribution ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ),  $V_{SY} = \pm 5\text{ V}$




Figure 10. Input Offset Voltage ( $V_{OS}$ ) Distribution,  $V_{SY} = 5\text{ V}$




Figure 13. Input Offset Voltage Drift ( $TCV_{OS}$ ) Distribution ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ),  $V_{SY} = 5\text{ V}$






Figure 14. Input Offset Voltage ( $V_{OS}$ ) vs. Common-Mode Voltage ( $V_{CM}$ ),  $V_{SY} = \pm 15V$




Figure 17. Input Bias Current ( $I_B$ ) Distribution,  $V_{SY} = \pm 15V$




Figure 15. Input Offset Voltage ( $V_{OS}$ ) vs. Common-Mode Voltage ( $V_{CM}$ ),  $V_{SY} = \pm 5V$




Figure 18. Input Bias Current ( $I_B$ ) Distribution,  $V_{SY} = \pm 5V$




Figure 16. Input Offset Voltage ( $V_{OS}$ ) vs. Common-Mode Voltage ( $V_{CM}$ ),  $V_{SY} = 5V$




Figure 19. Input Bias Current ( $I_B$ ) Distribution,  $V_{SY} = 5V$




Figure 20. Input Bias Current ( $I_B$ ) vs. Input Common-Mode Voltage ( $V_{CM}$ ),  $V_{SY} = \pm 15 V$




Figure 23. Output Voltage Low ( $V_{OL}$ ) to Supply Rail vs. Load Current ( $I_{LOAD}$ ) over Temperature,  $V_{SY} = \pm 15 V$




Figure 21. Input Bias Current ( $I_B$ ) vs. Input Common-Mode Voltage ( $V_{CM}$ ),  $V_{SY} = \pm 5 V$




Figure 24. Output Voltage Low ( $V_{OL}$ ) to Supply Rail vs. Load Current ( $I_{LOAD}$ ) over Temperature,  $V_{SY} = \pm 5 V$




Figure 22. Input Bias Current ( $I_B$ ) vs. Input Common-Mode Voltage ( $V_{CM}$ ),  $V_{SY} = 5 V$




Figure 25. Output Voltage Low ( $V_{OL}$ ) to Supply Rail vs. Load Current ( $I_{LOAD}$ ) over Temperature,  $V_{SY} = 5 V$




Figure 26. Output Voltage High ( $V_{OH}$ ) to Supply Rail vs. Load Current ( $I_{LOAD}$ ) over Temperature,  $V_{SY} = \pm 15 V$




Figure 27. Output Voltage High ( $V_{OH}$ ) to Supply Rail vs. Load Current ( $I_{LOAD}$ ) over Temperature,  $V_{SY} = \pm 5 V$




Figure 28. Output Voltage High ( $V_{OH}$ ) to Supply Rail vs. Load Current ( $I_{LOAD}$ ) over Temperature,  $V_{SY} = 5 V$




Figure 29. Open-Loop Gain ( $A_{VO}$ ) vs. Load Resistance




Figure 30. Open-Loop Gain and Phase vs. Frequency,  $V_{SY} = \pm 15 V$




Figure 31. Open-Loop Gain and Phase vs. Frequency,  $V_{SY} = \pm 5 V$




Figure 32. Open-Loop Gain and Phase vs. Frequency,  $V_{SY} = 5\text{ V}$




Figure 35. Closed-Loop Gain vs. Frequency,  $V_{SY} = 5\text{ V}$




Figure 33. Closed-Loop Gain vs. Frequency,  $V_{SY} = \pm 15\text{ V}$




Figure 36. Output Impedance vs. Frequency,  $V_{SY} = \pm 15\text{ V}$




Figure 34. Closed-Loop Gain vs. Frequency,  $V_{SY} = \pm 5\text{ V}$




Figure 37. Output Impedance vs. Frequency,  $V_{SY} = \pm 5\text{ V}$




Figure 38. Output Impedance vs. Frequency,  $V_{SY} = 5V$




Figure 41. CMRR vs. Frequency,  $V_{SY} = 5V$




Figure 39. CMRR vs. Frequency,  $V_{SY} = \pm 15V$




Figure 42. PSRR vs. Frequency,  $V_{SY} = \pm 15V$




Figure 40. CMRR vs. Frequency,  $V_{SY} = \pm 5V$




Figure 43. PSRR vs. Frequency,  $V_{SY} = \pm 5V$






Figure 44. PSRR vs. Frequency,  $V_{SY} = 5\text{ V}$




Figure 47. Small Signal Overshoot (OS) vs. Load Capacitance,  $V_{SY} = 5\text{ V}$




Figure 45. Small Signal Overshoot (OS) vs. Load Capacitance,  $V_{SY} = \pm 15\text{ V}$




Figure 48. Large Signal Transient Response,  $V_{SY} = \pm 15\text{ V}$




Figure 46. Small Signal Overshoot (OS) vs. Load Capacitance,  $V_{SY} = \pm 5\text{ V}$




Figure 49. Large Signal Transient Response,  $V_{SY} = \pm 5\text{ V}$




Figure 50. Large Signal Transient Response,  $V_{SV} = 5V$




Figure 53. Small Signal Transient Response,  $V_{SV} = \pm 5V$




Figure 51. Large Signal Transient Response,  $V_{SV} = \pm 2.5V$




Figure 54. Small Signal Transient Response,  $V_{SV} = 5V$




Figure 52. Small Signal Transient Response,  $V_{SV} = \pm 15V$




Figure 55. Negative Overload Recovery,  $A_V = -10$ ,  $V_{SV} = \pm 15V$




Figure 56. Negative Overload Recovery,  $A_V = -10$ ,  $V_{SY} = \pm 5V$




Figure 59. Positive Overload Recovery,  $A_V = -10$ ,  $V_{SY} = \pm 5V$




Figure 57. Negative Overload Recovery,  $A_V = -10$ ,  $V_{SY} = \pm 2.5V$




Figure 60. Positive Overload Recovery,  $A_V = -10$ ,  $V_{SY} = \pm 2.5V$




Figure 58. Positive Overload Recovery,  $A_V = -10$ ,  $V_{SY} = \pm 15V$




Figure 61. Positive Settling Time,  $A_V = -10$ ,  $V_{SY} = \pm 15V$




Figure 62. Positive Settling Time,  $A_V = -10$ ,  $V_{SY} = \pm 5V$




Figure 65. Negative Settling Time,  $A_V = -10$ ,  $V_{SY} = \pm 5V$




Figure 63. Positive Settling Time,  $A_V = -10$ ,  $V_{SY} = 5V$




Figure 66. Negative Settling Time,  $A_V = -10$ ,  $V_{SY} = 5V$




Figure 64. Negative Settling Time,  $A_V = -10$ ,  $V_{SY} = \pm 15V$




Figure 67. Voltage Noise Density,  $V_{SY} = \pm 15V$




Figure 68. 0.1 Hz to 10 Hz Noise, V<sub>SY</sub> = ±15 V




Figure 71. Channel Separation vs. Frequency, V<sub>SY</sub> = ±15 V




Figure 69. Supply Current (I<sub>SY</sub>) vs. Supply Voltage (V<sub>SY</sub>) for Various Temperatures




Figure 72. THD + N vs. Amplitude, V<sub>SY</sub> = ±15 V




Figure 70. Supply Current (I<sub>SY</sub>) vs. Temperature for Various Supply Voltages




Figure 73. THD + N vs. Amplitude, V<sub>SY</sub> = ±5 V






Figure 74. THD + N vs. Amplitude,  $V_{SY} = 5V$




Figure 77. THD + N vs. Frequency,  $V_{SY} = 5V$




Figure 75. THD + N vs. Frequency,  $V_{SY} = \pm 15V$




Figure 78. Shutdown Current vs. Temperature




Figure 76. THD + N vs. Frequency,  $V_{SY} = \pm 5V$

### THEORY OF OPERATION




Figure 79. Simplified Circuit Diagram

### INPUT CHARACTERISTICS

The ADA4622-1/ADA4622-2 input stage consists of N-channel, JFETs that provide low offset, low noise, and high impedance. The minimum input common-mode voltage extends from  $-0.2\text{ mV}$  below  $V^-$  to  $1\text{ V}$  less than  $V^+$ . Driving the input closer to the positive rail causes loss of amplifier bandwidth and increased common-mode voltage error. Figure 80 shows the rounding of the output due to the loss of bandwidth. The input and output are superimposed.




Figure 80. Bandwidth Limiting due to Headroom Requirements

The ADA4622-1/ADA4622-2 do not exhibit phase reversal for input voltages up to  $V^+$ . For input voltages greater than  $V^+$ , a  $10\text{ k}\Omega$  resistor in series with the noninverting input prevents phase reversal at the expense of higher noise (see Figure 81).




Figure 81. No Phase Reversal

Because the input stage uses N-channel JFETs, the input current during normal operation is negative. However, the input bias current changes direction as the input voltage approaches  $V^+$  due to internal junctions becoming forward-biased (see Figure 82).




Figure 82. Input Bias Current vs. Common-Mode Voltage with  $\pm 5\text{ V}$  Supply

The ADA4622-1/ADA4622-2 are designed for 12 nV/√Hz wideband input voltage noise density and maintain low noise performance at low frequencies (see Figure 83). This noise performance, along with the low input current as well as low current noise, means that the ADA4622-1/ADA4622-2 contribute negligible noise for applications with a source resistance greater than 10 kΩ and at signal bandwidths greater than 1 kHz.




Figure 83. Total Noise vs. Source Resistance

**Input Overvoltage Protection**

The ADA4622-1/ADA4622-2 have internal protective circuitry that allows voltages as high as 0.3 V beyond the supplies applied at the input of either terminal without causing damage. Use a current-limiting resistor in series with the input of the ADA4622-1/ADA4622-2 if the input voltage exceeds 0.3 V beyond the supply rails of the amplifiers. If the overvoltage condition persists for more than a few seconds, damage to the amplifiers can result.

For higher input voltages, determine the resistor value by

$$\frac{V_{IN} - V_{SY}}{R_S} \leq 10 \text{ mA}$$

where:

$V_{IN}$  is the input voltage.

$V_{SY}$  is the voltage of either the V+ pin or the V- pin.

$R_S$  is the series resistor.

With a very low input bias current of ±1.5 nA maximum up to 125°C, higher resistor values can be used in series with the inputs without introducing large offset errors. A 1 kΩ series resistor allows the ADA4622-1/ADA4622-2 to withstand 10 V of continuous overvoltage and increases the noise by a negligible amount. A 5 kΩ resistor protects the inputs from voltages as high as 25 V beyond the supplies and adds less than 10 μV to the offset voltage of the amplifiers.

**EMI Rejection Ratio**

Figure 84 shows the EMI rejection ratio (EMIRR) vs. the frequency for the ADA4622-1/ADA4622-2.




Figure 84. EMIRR vs. Frequency

**OUTPUT CHARACTERISTICS**

The ADA4622-1/ADA4622-2 unique bipolar rail-to-rail output stage swings within 10 mV of the supplies with no external resistive load.

The ADA4622-1/ADA4622-2 approximate output saturation resistance is 24 Ω, sourcing or sinking. Use the output impedance to estimate the output saturation voltage when driving heavier loads. As an example, when driving 5 mA, the saturation voltage from either rail is roughly 120 mV.

If the ADA4622-1/ADA4622-2 output drives hard against the output saturation voltage, it recovers within 1.2 μs of the input, returning to the linear operating region of the amplifier (see Figure 55 and Figure 58).

**Capacitive Load Drive Capability**

Direct capacitive loads interact with the effective output impedance of the ADA4622-1/ADA4622-2 to form an additional pole in the feedback loop of the amplifiers, which causes excessive peaking on the pulse response or loss of stability. The worst case condition is when the devices use a single 5 V supply in a unity-gain configuration. Figure 85 shows the pulse response of the ADA4622-1/ADA4622-2 driving 500 pF directly.




Figure 85. Pulse Response with 500 pF Load Capacitance