



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## Data Sheet

# **ADA4807-1/ADA4807-2/ADA4807-4**

### FEATURES

#### Low input noise

3.1 nV/ $\sqrt{\text{Hz}}$  at  $f = 100 \text{ kHz}$  with 29 Hz 1/f corner

0.7 pA/ $\sqrt{\text{Hz}}$  at  $f = 100 \text{ kHz}$  with 2 kHz 1/f corner

#### High speed performance with dc precision

180 MHz, -3 dB bandwidth ( $G = +1$ ,  $V_{\text{OUT}} = 20 \text{ mV p-p}$ )

225 V/ $\mu\text{s}$  slew rate for 5 V step (rise)

47 ns settling time to 0.1% for 4 V step

$\pm 125 \mu\text{V}$  and  $3.7 \mu\text{V}/^{\circ}\text{C}$  maximum input offset voltage and drift

100 nA and 250 pA/ $^{\circ}\text{C}$  maximum input offset current and drift

#### Low distortion (HD2/HD3), $V_s = \pm 5 \text{ V}$ , $V_{\text{OUT}} = 2 \text{ V p-p}$

-141 dBc/-144 dBc at 1 kHz

-112 dBc/-115 dBc at 100 kHz

-95 dBc/-79 dBc at 1 MHz

#### Low power operation

1.0 mA quiescent supply current per amplifier at  $\pm 5 \text{ V}$

Dynamic power scaling

Fully specified at +3 V, +5 V, and  $\pm 5 \text{ V}$  supplies

#### Rail-to-rail inputs and outputs

### APPLICATIONS

High resolution analog-to-digital converter (ADC) drivers

Portable and battery-powered instruments and systems

High component density data acquisition systems

Audio signal conditioning

Active filters

### GENERAL DESCRIPTION

The ADA4807-1 (single), ADA4807-2 (dual), and ADA4807-4 (quad) are low noise, rail-to-rail input and output, voltage feedback amplifiers. These amplifiers combine low power, low noise, high speed, and dc precision to provide an attractive solution for a wide range of applications from high resolution data acquisition instrumentation to high performance battery-powered and high component density systems where power consumption is of key importance.

With only 1.0 mA of supply current per amplifier, the ADA4807-1/ADA4807-2/ADA4807-4 feature the lowest input voltage noise among high speed, rail-to-rail input/output amplifiers in the industry and offer a wide bandwidth, high slew rate, fast settling time, and excellent distortion performance. Additionally, these amplifiers offer very low input offset voltage and drift performance, making them ideal for driving multiplexed and high throughput precision 16-/18-bit successive approximation registers (SARs) and 24-bit  $\Delta$ - $\Sigma$  ADCs.

#### Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### Document Feedback

### PIN CONNECTION DIAGRAMS




Figure 1. 6-Lead SC70 and 6-Lead SOT-23 Pin Configuration (ADA4807-1)




Figure 2. 8-Lead MSOP Pin Configuration (ADA4807-2)




Figure 3. 10-Lead LFCSP Pin Configuration (ADA4807-2)




Figure 4. 14-Lead TSSOP Pin Configuration (ADA4807-4)

These amplifiers are fully specified at +3 V, +5 V, and  $\pm 5 \text{ V}$  supplies and can operate over the industrial  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range.

The ADA4807-1 is available in 6-lead SOT-23 and space-saving 6-lead SC70 packages. The ADA4807-2 is available in an 8-lead MSOP and a compact, 3 mm  $\times$  3 mm, 10-lead LFCSP. The ADA4807-4 is available in a 14-lead TSSOP package.

Table 1. Other Rail-to-Rail Amplifiers

Device	Bandwidth (MHz)	Slew Rate (V/ $\mu\text{s}$ )	Voltage Noise (nV/ $\sqrt{\text{Hz}}$ )	Max. Vos (mV)
AD8031/AD8032	80	35	15	$\pm 1.5$
AD8027/AD8028	190	90	4.3	0.8
AD8029/AD8030/ AD8040	125	62	16.5	5

## TABLE OF CONTENTS

Features .....	1
Applications .....	1
Pin Connection Diagrams .....	1
General Description .....	1
Revision History .....	2
Specifications.....	3
$\pm 5$ V Supply.....	3
5 V Supply.....	5
3 V Supply.....	7
Absolute Maximum Ratings.....	9
Maximum Power Dissipation .....	9
Thermal Resistance .....	9
ESD Caution.....	9
Pin Configurations and Function Descriptions .....	10
Typical Performance Characteristics .....	13
Frequency Response.....	13
Frequency and Supply Current.....	15
DC and Input Common-Mode Performance .....	16
Slew, Transient, Settling Time, and Crosstalk.....	18
Distortion and Noise.....	20
Output Characteristics.....	22
Overdrive Recovery and Turn On/Turn Off Times .....	23
Theory of Operation .....	24
Disable Circuitry .....	25
Input Protection .....	25
Noise Considerations.....	25
Applications Information .....	26
Capacitive Load Drive .....	26
Low Noise FET Operational Amplifier .....	26
Power Mode ADC Driver .....	27
ADC Driving.....	28
ADC Driving with Dynamic Power Scaling.....	29
Layout, Grounding, and Bypassing.....	30
Outline Dimensions .....	31
Ordering Guide .....	33

## REVISION HISTORY

### 9/15—Rev. A to Rev. B

Added ADA4807-4.....	Universal Changes to Features Section, General Description Section, and Table 1 .....	1
Added Figure 4, Renumbered Sequentially .....	1	
Changes to Table 2.....	3	
Changes to Table 3.....	5	
Changes to Table 4.....	7	
Deleted Figure 6, Renumbered Sequentially.....	10	
Changes to Figure 6.....	10	
Added Figure 9 and Table 9, Renumbered Sequentially .....	12	
Changes to Figure 20.....	14	
Added Figure 21.....	14	
Added Figure 31 and Figure 32.....	16	
Added Figure 35.....	17	
Changes to Figure 39.....	18	
Added Figure 42.....	19	
Deleted Figure 50, Figure 51, Figure 53, and Figure 54.....	19	
Added Figure 46.....	20	
Added Figure 49 and Figure 51.....	21	
Added Figure 59 and Figure 61.....	23	
Changes to <u>DISABLE</u> Circuitry Section.....	25	
Added Low Noise FET Operational Amplifier Section.....	26	
Added Figure 70, Figure 71, Figure 72, and Power Mode ADC Driver Section .....	27	
Added ADC Driving Section and Figure 73 through Figure 77.....	28	
Added ADC Driving with Dynamic Power Scaling Section, Figure 78, Figure 79, and Figure 80 .....	29	

Added Figure 58 .....	33
Changes to Ordering Guide .....	33

### 4/15—Rev. 0 to Rev. A

Added ADA4807-2.....	Universal Changes to Features Section, General Description Section, and Pin Connection Diagrams Heading.....	1
Added Figure 2 and Figure 3; Renumbered Sequentially .....	1	
Changes to Table 1.....	3	
Changes to Table 2.....	5	
Changes to Table 3.....	7	
Changes to Table 6 and Figure 4.....	9	
Added Figure 7, Figure 8, and Table 8; Renumbered Sequentially .....	11	
Reorganized Layout, Typical Performance Characteristics Section .....	12	
Added Figure 36 .....	16	
Changes to Figure 37 Caption, Figure 38 Caption, Figure 39 Caption, and Figure 40 Caption .....	17	
Changes to Figure 44 and Figure 47.....	18	
Change to Theory of Operation Section .....	20	
Changes to <u>DISABLE</u> Circuitry Section, Table 9, and Noise Considerations Section .....	21	
Added Figure 65 and Figure 66 .....	23	
Changes to Ordering Guide .....	25	

### 12/14—Revision 0: Initial Version

**SPECIFICATIONS** **$\pm 5\text{ V}$  SUPPLY**

$T_A = 25^\circ\text{C}$ ,  $V_S = \pm 5\text{ V}$ ,  $R_{LOAD} = 1\text{ k}\Omega$  to midsupply,  $R_F = 0\text{ }\Omega$ ,  $G = +1$ ,  $-V_S \leq V_{ICM} \leq +V_S - 1.5\text{ V}$ , unless otherwise noted.

**Table 2.**

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
–3 dB Bandwidth	$G = +1$ , $V_{OUT} = 20\text{ mV p-p}$	180			MHz
	$G = +1$ , $V_{OUT} = 2\text{ V p-p}$	28			MHz
Slew Rate	$G = +1$ , $V_{OUT} = 5\text{ V step}$ , 20% to 80%, rise/fall	225/250			V/ $\mu\text{s}$
Settling Time to 0.1%	$G = +1$ , $V_{OUT} = 4\text{ V step}$	47			ns
DISTORTION/NOISE PERFORMANCE					
Second Harmonic (HD2)	$f_C = 1\text{ kHz}$ , $V_{OUT} = 2\text{ V p-p}$ $f_C = 100\text{ kHz}$ , $V_{OUT} = 2\text{ V p-p}$ $f_C = 1\text{ MHz}$ , $V_{OUT} = 2\text{ V p-p}$ , <a href="#">ADA4807-1</a> $f_C = 1\text{ MHz}$ , $V_{OUT} = 2\text{ V p-p}$ , <a href="#">ADA4807-2</a> , <a href="#">ADA4807-4</a>	–141			dBc
		–112			dBc
		–95			dBc
		–84			dBc
Third Harmonic (HD3)	$f_C = 1\text{ kHz}$ , $V_{OUT} = 2\text{ V p-p}$ $f_C = 100\text{ kHz}$ , $V_{OUT} = 2\text{ V p-p}$ $f_C = 1\text{ MHz}$ , $V_{OUT} = 2\text{ V p-p}$	–144			dBc
		–115			dBc
		–79			dBc
Peak-to-Peak Noise	$f = 0.1\text{ Hz}$ to $10\text{ Hz}$	160			nV p-p
Input Voltage Noise	$f = 100\text{ kHz}$	3.1			nV/ $\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$	3.3			nV/ $\sqrt{\text{Hz}}$
	$f = 10\text{ Hz}$	5.8			nV/ $\sqrt{\text{Hz}}$
Input Voltage Noise 1/f Corner		29			Hz
Input Current Noise	$f = 100\text{ kHz}$	0.7			pA/ $\sqrt{\text{Hz}}$
	$f = 10\text{ Hz}$	10			pA/ $\sqrt{\text{Hz}}$
Input Current Noise 1/f Corner		2			kHz
DC PERFORMANCE					
Input Offset Voltage					
$-V_S \leq V_{ICM} \leq +V_S - 1.5\text{ V}$	<a href="#">ADA4807-1</a> , <a href="#">ADA4807-2</a>	–125	$\pm 20$	+125	$\mu\text{V}$
	<a href="#">ADA4807-4</a>	–175	$\pm 20$	+175	$\mu\text{V}$
$+V_S - 1.5\text{ V} \leq V_{ICM} \leq +V_S$	<a href="#">ADA4807-1</a> , <a href="#">ADA4807-2</a>	–750	$\pm 140$	+750	$\mu\text{V}$
	<a href="#">ADA4807-4</a>	–850	$\pm 140$	+850	$\mu\text{V}$
Input Offset Voltage Drift	$-V_S \leq V_{ICM} \leq +V_S - 1.2\text{ V}$ , $T_{MIN}$ to $T_{MAX}$	0.7	3.7		$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$-V_S \leq V_{ICM} \leq +V_S - 1.5\text{ V}$	–1.2	–1.6		$\mu\text{A}$
	$+V_S - 1.5\text{ V} \leq V_{ICM} \leq +V_S$	530	1000		nA
Input Bias Current Drift	$-V_S \leq V_{ICM} \leq +V_S - 1.2\text{ V}$ , $T_{MIN}$ to $T_{MAX}$	2.5	3.6		$\text{nA}/^\circ\text{C}$
Input Offset Current	$-V_S \leq V_{ICM} \leq +V_S - 1.5\text{ V}$	8	100		nA
	$+V_S - 1.5\text{ V} \leq V_{ICM} \leq +V_S$	25	150		nA
Input Offset Current Drift	$-V_S \leq V_{ICM} \leq +V_S - 1.2\text{ V}$ , $T_{MIN}$ to $T_{MAX}$	30	250		$\text{pA}/^\circ\text{C}$
Open-Loop Gain		120	130		dB
INPUT CHARACTERISTICS					
Common-Mode Input Resistance		45			$\text{M}\Omega$
Differential Input Resistance		35			$\text{k}\Omega$
Common-Mode Input Capacitance		1			pF
Differential Input Capacitance		1			pF
Input Common-Mode Voltage Range	$-V_S - 0.2$			+ $V_S + 0.2$	V
Common-Mode Rejection Ratio (CMRR)	$V_{ICM} = -3\text{ V}$ to $+2\text{ V}$	96	110		dB

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DISABLE CHARACTERISTICS <sup>1</sup>					
DISABLE Input Voltage <sup>2</sup>					
Low	Disabled		<1.3		V
High	Enabled		>1.7		V
DISABLE Input Current					
Low	Disabled		-470		nA
High	Enabled		-3		nA
DISABLE On Time	DISABLE input midswing point to >90% of final $V_{OUT}$ , $V_{PD} = +V_S$		1.3	1.8	μs
DISABLE Off Time	DISABLE input midswing point to <10% of enabled quiescent current, $V_{PD} = -V_S$		270	340	ns
OUTPUT CHARACTERISTICS					
Saturated Output Voltage Swing	$R_{LOAD} = 1 \text{ k}\Omega$				
High		+ $V_S - 0.08$	+ $V_S - 0.04$		V
Low		- $V_S + 0.1$	- $V_S + 0.07$		V
Linear Output Current <sup>3</sup>	Sourcing, $G = +1$ , $V_{IN} = +V_S$ , $R_{LOAD}$ = varied Sinking, $G = +1$ , $V_{IN} = -V_S$ , $R_{LOAD}$ = varied		50		mA
Short-Circuit Current	Sourcing, $G = +1$ , $V_{IN} = +V_S$ , $R_{LOAD} = 0 \Omega$ to 10 Ω Sinking, $G = +1$ , $V_{IN} = -V_S$ , $R_{LOAD} = 0 \Omega$ to 10 Ω		60		mA
Capacitive Load Drive	$C_{LOAD} = 15 \text{ pF}$ , $V_{OUT} = 20 \text{ mV p-p}$		80		mA
			17		% overshoot
POWER SUPPLY					
Operating Range		2.7		11	V
Quiescent Current per Amplifier	Enabled, no load, $T_A = 25^\circ\text{C}$ Disabled, $T_A = 25^\circ\text{C}$		1.0	1.1	mA
Power Supply Rejection Ratio (PSRR)			2.4	4.0	μA
Positive	+ $V_S = 3 \text{ V}$ to 5 V, - $V_S = -5 \text{ V}$	98	107		dB
Negative	+ $V_S = 5 \text{ V}$ , - $V_S = -3 \text{ V}$ to -5 V	98	120		dB

<sup>1</sup> The disable pin is DISABLE on the ADA4807-1 and DISABLE1 or DISABLE2 for the ADA4807-2 LFCSP package, hereafter referred to as DISABLE for the ADA4807-1/ADA4807-2.

<sup>2</sup> See the Disable Circuitry section.

<sup>3</sup> See Figure 53 and Figure 56.

**5 V SUPPLY**

$T_A = 25^\circ\text{C}$ ,  $V_S = 5 \text{ V}$ ,  $R_{\text{LOAD}} = 1 \text{ k}\Omega$  to midsupply,  $R_F = 0 \text{ }\Omega$ ,  $G = +1$ ,  $0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.5 \text{ V}$ , unless otherwise noted.

**Table 3.**

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
-3 dB Bandwidth	$G = +1, V_{\text{OUT}} = 20 \text{ mV p-p}$ $G = +1, V_{\text{OUT}} = 2 \text{ V p-p}$	170	28	145/160	MHz
Slew Rate	$G = +1, V_{\text{OUT}} = 2 \text{ V step}, 20\% \text{ to } 80\%, \text{rise/fall}$	40			V/ $\mu\text{s}$
Settling Time to 0.1%	$G = +1, V_{\text{OUT}} = 2 \text{ V step}$				ns
DISTORTION/NOISE PERFORMANCE					
Second Harmonic (HD2)	$f_C = 1 \text{ kHz}, V_{\text{OUT}} = 2 \text{ V p-p}$ $f_C = 100 \text{ kHz}, V_{\text{OUT}} = 2 \text{ V p-p}$ $f_C = 1 \text{ MHz}, V_{\text{OUT}} = 2 \text{ V p-p, ADA4807-1}$ $f_C = 1 \text{ MHz}, V_{\text{OUT}} = 2 \text{ V p-p, ADA4807-2, ADA4807-4}$	-141	-111	-93	dBc
Third Harmonic (HD3)	$f_C = 1 \text{ kHz}, V_{\text{OUT}} = 2 \text{ V p-p}$ $f_C = 100 \text{ kHz}, V_{\text{OUT}} = 2 \text{ V p-p}$ $f_C = 1 \text{ MHz}, V_{\text{OUT}} = 2 \text{ V p-p}$	-153	-115	-78	dBc
Peak-to-Peak Noise	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	160			nV p-p
Input Voltage Noise	$f = 100 \text{ kHz}$ $f = 1 \text{ kHz}$ $f = 10 \text{ Hz}$	3.1	3.3	5.8	nV/ $\sqrt{\text{Hz}}$
Input Voltage Noise 1/f Corner		29			Hz
Input Current Noise	$f = 100 \text{ kHz}$ $f = 10 \text{ Hz}$	0.7	10	2	pA/ $\sqrt{\text{Hz}}$
Input Current Noise 1/f Corner					pA/ $\sqrt{\text{Hz}}$
DC PERFORMANCE					
Input Offset Voltage					
$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.5 \text{ V}$	<a href="#">ADA4807-1, ADA4807-2</a>	-125	$\pm 20$	+125	$\mu\text{V}$
$+V_S - 1.5 \text{ V} \leq V_{\text{ICM}} \leq +V_S$	<a href="#">ADA4807-4</a>	-175	$\pm 20$	+175	$\mu\text{V}$
Input Offset Voltage Drift	<a href="#">ADA4807-1, ADA4807-2</a>	-720	$\pm 110$	+720	$\mu\text{V}$
Input Bias Current	<a href="#">ADA4807-4</a>	-850	$\pm 110$	+850	$\mu\text{V}$
Input Offset Current	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V, } T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	0.7	3.7		$\mu\text{V}/^\circ\text{C}$
Input Bias Current Drift	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V, } T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	-1.2	-2.0		$\mu\text{A}$
Input Offset Current Drift	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V, } T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	500	1000		nA
Open-Loop Gain	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V, } T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	2.6	3.8		nA/ $^\circ\text{C}$
Input Offset Current	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.5 \text{ V}$	8	100		nA
Common-Mode Input Resistance	$+V_S - 1.5 \text{ V} \leq V_{\text{ICM}} \leq +V_S$	25	150		nA
Common-Mode Input Capacitance	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V, } T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	30	250		pA/ $^\circ\text{C}$
CMRR	$V_{\text{ICM}} = 1 \text{ V to } 3 \text{ V}$	113	130		dB
Differential Input Resistance		45			$\text{M}\Omega$
Differential Input Capacitance		35			$\text{k}\Omega$
Input Common-Mode Voltage Range		1			pF
Input Common-Mode Voltage Range		1			pF
Input Common-Mode Voltage Range		- $V_S - 0.2$		$+V_S + 0.2$	V
CMRR		96	110		dB

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DISABLE CHARACTERISTICS <sup>1</sup>					
DISABLE Input Voltage <sup>2</sup>					
Low	Disabled		<1.3		V
High	Enabled		>1.8		V
DISABLE Input Current					
Low	Disabled		-360		nA
High	Enabled		-1.3		nA
DISABLE On Time	DISABLE input midswing point to >90% of final $V_{OUT}$ , $V_{PD} = +V_S$	450	700		ns
DISABLE Off Time	DISABLE input midswing point to <10% of enabled quiescent current, $V_{PD} = -V_S$	270	450		ns
OUTPUT CHARACTERISTICS					
Saturated Output Voltage Swing	$R_{LOAD} = 1 \text{ k}\Omega$				
High		+ $V_S - 0.05$	+ $V_S - 0.03$		V
Low		- $V_S + 0.05$	- $V_S + 0.04$		V
Linear Output Current <sup>3</sup>					
Sourcing, $G = +1$ , $V_{IN} = +V_S$ , $R_{LOAD}$ = varied		50			mA
Sinking, $G = +1$ , $V_{IN} = -V_S$ , $R_{LOAD}$ = varied		60			mA
Short-Circuit Current	Sourcing, $G = +1$ , $V_{IN} = +V_S$ , $R_{LOAD} = 0 \Omega$ to $10 \Omega$	80			mA
	Sinking, $G = +1$ , $V_{IN} = -V_S$ , $R_{LOAD} = 0 \Omega$ to $10 \Omega$	80			mA
Capacitive Load Drive	$C_{LOAD} = 15 \text{ pF}$ , $V_{OUT} = 20 \text{ mV p-p}$	24			% overshoot
POWER SUPPLY					
Operating Range		2.7	11		V
Quiescent Current per Amplifier	Enabled, no load, $T_A = 25^\circ\text{C}$	950	1000		$\mu\text{A}$
	Disabled, $T_A = 25^\circ\text{C}$	1.3	2.0		$\mu\text{A}$
PSRR					
Positive	+ $V_S = 1.5 \text{ V}$ to $3.5 \text{ V}$ , - $V_S = -2.5 \text{ V}$	98	115		dB
Negative	+ $V_S = 2.5 \text{ V}$ , - $V_S = -1.5 \text{ V}$ to $-3.5 \text{ V}$	98	130		dB

<sup>1</sup> The disable pin is DISABLE on the ADA4807-1 and DISABLE1 or DISABLE2 for the ADA4807-2 LFCSP package, hereafter referred to as DISABLE for the ADA4807-1/ADA4807-2.

<sup>2</sup> See the Disable Circuitry section.

<sup>3</sup> See Figure 53 and Figure 56.

**3 V SUPPLY**

$T_A = 25^\circ\text{C}$ ,  $V_S = 3 \text{ V}$ ,  $R_{\text{LOAD}} = 1 \text{ k}\Omega$  to midsupply,  $R_F = 0 \text{ }\Omega$ ,  $G = +1$ ,  $0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.5 \text{ V}$ , unless otherwise noted.

**Table 4.**

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
-3 dB Small Signal Bandwidth	$G = +1$ , $V_{\text{OUT}} = 20 \text{ mV p-p}$	165			MHz
	$G = +1$ , $V_{\text{OUT}} = 2 \text{ V p-p}$	28			MHz
Slew Rate	$G = +1$ , $V_{\text{OUT}} = 2 \text{ V step}$ , 20% to 80%, rise/fall	118/237			$\text{V}/\mu\text{s}$
Settling Time to 0.1%	$G = +1$ , $V_{\text{OUT}} = 2 \text{ V step}$	40			ns
DISTORTION/NOISE PERFORMANCE					
Second Harmonic (HD2)	$f_C = 1 \text{ kHz}$ , $V_{\text{OUT}} = 2 \text{ V p-p}$	-98			$\text{dBc}$
	$f_C = 100 \text{ kHz}$ , $V_{\text{OUT}} = 2 \text{ V p-p}$	-85			$\text{dBc}$
	$f_C = 1 \text{ MHz}$ , $V_{\text{OUT}} = 2 \text{ V p-p}$	-65			$\text{dBc}$
Third Harmonic (HD3)	$f_C = 1 \text{ kHz}$ , $V_{\text{OUT}} = 2 \text{ V p-p}$	-94			$\text{dBc}$
	$f_C = 100 \text{ kHz}$ , $V_{\text{OUT}} = 2 \text{ V p-p}$	-91			$\text{dBc}$
	$f_C = 1 \text{ MHz}$ , $V_{\text{OUT}} = 2 \text{ V p-p}$	-68			$\text{dBc}$
Peak-to-Peak Noise	$f = 0.1 \text{ Hz to } 10 \text{ Hz}$	160			$\text{nV p-p}$
Input Voltage Noise	$f = 100 \text{ kHz}$	3.1			$\text{nV}/\sqrt{\text{Hz}}$
	$f = 10 \text{ kHz}$	3.3			$\text{nV}/\sqrt{\text{Hz}}$
	$f = 10 \text{ Hz}$	5.8			$\text{nV}/\sqrt{\text{Hz}}$
Input Voltage Noise 1/f Corner		29			Hz
Input Current Noise	$f = 100 \text{ kHz}$	0.7			$\text{pA}/\sqrt{\text{Hz}}$
	$f = 10 \text{ Hz}$	10			$\text{pA}/\sqrt{\text{Hz}}$
Input Current Noise 1/f Corner		2			kHz
DC PERFORMANCE					
Input Offset Voltage					
$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.5 \text{ V}$	<a href="#">ADA4807-1, ADA4807-2</a>	-125	$\pm 20$	+125	$\mu\text{V}$
	<a href="#">ADA4807-4</a>	-175	$\pm 20$	+175	$\mu\text{V}$
$+V_S - 1.5 \text{ V} \leq V_{\text{ICM}} \leq +V_S$	<a href="#">ADA4807-1, ADA4807-2</a>	-720	$\pm 125$	+720	$\mu\text{V}$
	<a href="#">ADA4807-4</a>	-850	$\pm 125$	+850	$\mu\text{V}$
Input Offset Voltage Drift	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V}$ , $T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	0.7	3.8		$\mu\text{V}/^\circ\text{C}$
Input Bias Current	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.5 \text{ V}$	-1.2	-2.0		$\mu\text{A}$
	$+V_S - 1.5 \text{ V} \leq V_{\text{ICM}} \leq +V_S$	500	1000		nA
Input Bias Current Drift	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V}$ , $T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	2.7	3.8		$\text{nA}/^\circ\text{C}$
Input Offset Current	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.5 \text{ V}$	8	130		nA
	$+V_S - 1.5 \text{ V} \leq V_{\text{ICM}} \leq +V_S$	25	150		nA
Input Offset Current Drift	$0 \text{ V} \leq V_{\text{ICM}} \leq +V_S - 1.2 \text{ V}$ , $T_{\text{MIN}} \text{ to } T_{\text{MAX}}$	40	230		$\text{pA}/^\circ\text{C}$
Open-Loop Gain		104	113		dB
INPUT CHARACTERISTICS					
Common-Mode Input Resistance		45			$\text{M}\Omega$
Differential Input Resistance		35			$\text{k}\Omega$
Common-Mode Input Capacitance		1			pF
Differential Input Capacitance		1			pF
Input Common-Mode Voltage Range	$-V_S - 0.2 \text{ V} \leq V_{\text{ICM}} \leq +V_S + 0.2 \text{ V}$				V
CMRR	$V_{\text{ICM}} = 0.3 \text{ V to } 1.3 \text{ V}$	92	110		dB

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DISABLE CHARACTERISTICS <sup>1</sup>					
DISABLE Input Voltage <sup>2</sup>					
Low	Disabled		<1.1		V
High	Enabled		>1.5		V
DISABLE Input Current					
Low	Disabled		-325		nA
High	Enabled		-500		nA
DISABLE On Time	DISABLE input midswing point to >90% of final $V_{OUT}$ , $V_{PD} = +V_S$		500	700	ns
DISABLE Off Time	DISABLE input midswing point to <10% of enabled quiescent current, $V_{PD} = -V_S$		270	460	ns
OUTPUT CHARACTERISTICS					
Saturated Output Voltage Swing	$R_{LOAD} = 1 \text{ k}\Omega$				
High		+ $V_S$ - 0.04	+ $V_S$ - 0.02		V
Low		- $V_S$ + 0.04	- $V_S$ + 0.03		V
Linear Output Current <sup>3</sup>	Sourcing, $G = +1$ , $V_{IN} = +V_S$ , $R_{LOAD}$ = varied Sinking, $G = +1$ , $V_{IN} = -V_S$ , $R_{LOAD}$ = varied		50		mA
Short-Circuit Current	Sourcing, $G = +1$ , $V_{IN} = +V_S$ , $R_{LOAD} = 0 \Omega$ to $10 \Omega$ Sinking, $G = +1$ , $V_{IN} = -V_S$ , $R_{LOAD} = 0 \Omega$ to $10 \Omega$		60		mA
Capacitive Load Drive	$C_{LOAD} = 15 \text{ pF}$ , $V_{OUT} = 20 \text{ mV p-p}$		65		mA
			70		
			30		% overshoot
POWER SUPPLY					
Operating Range		2.7		11	V
Quiescent Current per Amplifier	Enabled, no load, $T_A = 25^\circ\text{C}$ Disabled, $T_A = 25^\circ\text{C}$		915	1000	$\mu\text{A}$
PSRR			1.0	2.0	$\mu\text{A}$
Positive	+ $V_S = 1.5 \text{ V}$ to $3.5 \text{ V}$ , $-V_S = -1.5 \text{ V}$	97	113		dB
Negative	+ $V_S = 1.5 \text{ V}$ , $-V_S = -1.5 \text{ V}$ to $-3.5 \text{ V}$	97	130		dB

<sup>1</sup> The disable pin is DISABLE on the ADA4807-1 and DISABLE1 or DISABLE2 for the ADA4807-2 LFCSP package, hereafter referred to as DISABLE for the ADA4807-1/ADA4807-2.<sup>2</sup> See the Disable Circuitry section.<sup>3</sup> See Figure 53 and Figure 56.

## ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Supply Voltage	11 V
Internal Power Dissipation	See Figure 5
Input Voltage (Common Mode)	$\pm V_S \pm 0.2$ V
Differential Input Voltage	$\pm 1.4$ V
Output Short-Circuit Duration	See power derating curves in Figure 5
Storage Temperature Range (All Packages)	-65°C to +125°C
Lead Temperature (Soldering 10 sec)	300°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the ADA4807-1/ADA4807-2/ADA4807-4 is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Exceeding this limit temporarily can cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

Although the ADA4807-1/ADA4807-2/ADA4807-4 are internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the power derating curves shown in Figure 5.

### THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 6. Thermal Resistance

Package Type	$\theta_{JA}$	Unit
6-Lead SC70, 4-Layer Board	209	°C/W
6-Lead SOT-23, 4-Layer Board	223	°C/W
8-Lead MSOP	123	°C/W
10-Lead LFCSP	51	°C/W
14-Lead TSSOP	130	°C/W




Figure 5. Maximum Power Dissipation vs. Ambient Temperature for a 4-Layer Board

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 6. ADA4807-1 Pin Configuration

Table 7. ADA4807-1 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$V_{OUT}$	Output
2	$-V_S$	Negative Supply
3	$+IN$	Noninverting Input
4	$-IN$	Inverting Input
5	<u>DISABLE</u>	Active Low Power-Down
6	$+V_S$	Positive Supply



## NOTES

1. THE EXPOSED PAD CAN BE CONNECTED TO GROUND OR POWER PLANES, OR IT CAN BE LEFT FLOATING.

12611-060

Figure 7. ADA4807-2 10-Lead LFCSP Pin Configuration




Figure 8. ADA4807-2 8-Lead MSOP Pin Configuration

Table 8. ADA4807-2 Pin Function Descriptions

Pin No.		Mnemonic	Description
10-Lead LFCSP	8-Lead MSOP		
1	1	V <sub>OUT1</sub>	Output 1.
2	2	-IN1	Inverting Input 1.
3	3	+IN1	Noninverting Input 1.
4	4	-V <sub>S</sub>	Negative Supply.
5	Not applicable	DISABLE1	Active Low Power-Down 1.
6	Not applicable	DISABLE2	Active Low Power-Down 2.
7	5	+IN2	Noninverting Input 2.
8	6	-IN2	Inverting Input 2.
9	7	V <sub>OUT2</sub>	Output 2.
10	8	+V <sub>S</sub>	Positive Supply.
	Not applicable	EPAD	Exposed Pad. For the 10-Lead LFCSP, the exposed pad can be connected to ground or power planes, or it can be left floating.





Figure 9. ADA4807-4 Pin Configuration

Table 9. ADA4807-4 Pin Function Descriptions


Pin No.	Mnemonic	Description
1	V <sub>OUT1</sub>	Output 1
2	-IN1	Inverting Input 1
3	+IN1	Noninverting Input 1
4	+VS	Positive Supply
5	+IN2	Noninverting Input 2
6	-IN2	Inverting Input 2
7	V <sub>OUT2</sub>	Output 2
8	V <sub>OUT3</sub>	Output 3
9	-IN3	Inverting Input 3
10	+IN3	Noninverting Input 3
11	-VS	Negative Supply
12	+IN4	Noninverting Input 4
13	-IN4	Inverting Input 4
14	V <sub>OUT4</sub>	Output 4

## TYPICAL PERFORMANCE CHARACTERISTICS

### FREQUENCY RESPONSE




12611-006




12611-009

Figure 10. Small Signal Frequency Response for Various Gains,  
 $R_F = 499\Omega$


Figure 13. Frequency Response for Various Output Amplitudes,  $G = +1$




12611-007



12611-010



12611-008



12611-011




Figure 16. Small Signal Frequency Response for Various Resistive Loads




Figure 19. Large Signal Frequency Response for Various Resistive Loads




Figure 17. Small Signal Frequency Response for Various Capacitive Loads






Figure 20. 0.1 dB Flatness Frequency Response for Various Output Amplitudes

Figure 18. Small Signal Frequency Response for Various Input Common-Mode Voltages ( $V_{CM}$ )Figure 21. Frequency Response for Various Output Amplitudes,  $G = +2$

## FREQUENCY AND SUPPLY CURRENT




Figure 22. Off Isolation vs. Frequency




Figure 25. CMRR vs. Frequency




Figure 23. Open-Loop Gain and Phase vs. Frequency




Figure 26. PSRR vs. Frequency






Figure 24. Quiescent Supply Current vs. Temperature


Figure 27.  $\overline{\text{DISABLE}}$  Supply Current vs. Power Supply,  $\pm V_S$

## DC AND INPUT COMMON-MODE PERFORMANCE




12611-122

Figure 28. Input Referred Offset Voltage Distribution for the ADA4807-1 and ADA4807-2




12611-031


Figure 31. Input Referred Offset Voltage Drift Distribution,  $V_{CM} = 0 V$ 

12611-123

Figure 29. Input Offset Current Distribution




12611-032

Figure 32. Input Offset Current Drift Distribution,  $V_{CM} = 0 V$ 

12611-124

Figure 30. Input Bias Current vs. Input Common-Mode Voltage



12611-126

Figure 33. Input Offset Current vs. Input Common-Mode Voltage





Figure 34. Input Referred Offset Voltage vs. Input Common-Mode Voltage

Figure 35. Long-Term Input Offset Voltage ( $V_{os}$ ) Drift

## SLEW, TRANSIENT, SETTLING TIME, AND CROSSTALK




Figure 36. Slew Rate vs. Temperature




Figure 37. Small Signal Transient Response for Various Supplies




Figure 38. Large Signal Transient Response for Various Supplies




Figure 39. Settling Time to 0.1%




Figure 40. Small Signal Transient Response for Various Capacitive Loads




Figure 42. ADA4807-4 All Hostile Crosstalk




Figure 41. ADA4807-2 Crosstalk vs. Frequency

## DISTORTION AND NOISE




Figure 43. ADA4807-1 Harmonic Distortion vs. Frequency for Various Supplies




Figure 46. ADA4807-2/ADA4807-4 Harmonic Distortion vs. Frequency for Various Supplies




Figure 44. ADA4807-1 Harmonic Distortion vs. Frequency for Various Gains




Figure 47. ADA4807-1 Harmonic Distortion vs. Frequency for Various Resistive Loads



Figure 45. Total Harmonic Distortion vs. Output Voltage ( $V_{OUT}$ )

Figure 48. Harmonic Distortion vs. Input Common-Mode Voltage




Figure 49. Output Voltage vs. Frequency for  $V_S = \pm 2.5\text{ V}$





Figure 51. Output Voltage vs. Frequency for  $V_S = \pm 5\text{ V}$



## OUTPUT CHARACTERISTICS




Figure 52. Input Voltage Noise and Current Noise vs. Frequency,  
 $V_{CM} = 0\text{ V}$




Figure 55. Input Voltage Noise and Current Noise vs. Frequency,  
 $V_{CM} = +V_S - 0.5\text{ V}$




Figure 53. Positive Rail Output Saturation Voltage ( $+V_S - V_{out}$ ) vs.  
Load Current for Various Temperatures




Figure 56. Negative Rail Output Saturation Voltage ( $-V_S + V_{out}$ ) vs.  
Load Current for Various Temperatures




Figure 54. Enabled Output Impedance vs. Frequency




Figure 57. Disabled Output Impedance vs. Frequency

## OVERDRIVE RECOVERY AND TURN ON/TURN OFF TIMES




Figure 58. Input Overdrive Recovery




Figure 60. Output Overdrive Recovery




Figure 59. Turn On Time vs. Temperature and Supply




Figure 61. Turn Off Time vs. Temperature and Supply

## THEORY OF OPERATION


The ADA4807-1/ADA4807-2/ADA4807-4 have a rail-to-rail input stage with an input range that goes 200 mV beyond either rail. A PNP transistor input pair is active for a majority of the input range, while an NPN transistor input pair is active for the common-mode voltages within 1.3 V of the positive rail. The ADA4807-1/ADA4807-2/ADA4807-4 are fabricated using the Analog Devices, Inc., third generation, extra fast complementary bipolar (XFCB) process resulting in exceptionally good distortion, noise, slew rate, and settling characteristics for 1 mA devices. Given traditional rail-to-rail input architecture performance, the input 1/f noise is surprisingly low, and the current noise is only 0.7 pA/ $\sqrt{\text{Hz}}$  for a 3 nV/ $\sqrt{\text{Hz}}$  voltage noise. Typical high slew rate devices suffer from increased current noise because of input pair degeneration and higher input stage current. The ADA4807-1/ADA4807-2/ADA4807-4 exceed current benchmark parameters given the performance of the XFCB process.

The multistage design of the ADA4807-1/ADA4807-2/ADA4807-4 has excellent precision specifications, such as input drift, offset, open-loop gain, CMRR, and PSRR. Typical harmonic distortion numbers fall in the range of  $-130 \text{ dBc}$  for a 10 kHz fundamental (see the Distortion and Noise section). This level of performance makes the ADA4807-1/ADA4807-2/ADA4807-4 the best choices when driving 18-bit precision converters.

The ADA4807-1/ADA4807-2 are optimized for a low shutdown current (4  $\mu\text{A}$  maximum), in the order of a few microamperes. In power sensitive applications, this can eliminate the use of a power FET and enable time interleaved power saving operation schemes.

The rail-to-rail input stage is useful in many different applications. Although the precision is reduced from input to input, many applications can tolerate this loss when the alternative is no functionality at all. The positive rail input range is indispensable for servo loops with a high-side input range

The ADA4807-1/ADA4807-2/ADA4807-4 input operates 200 mV beyond either rail. Internal protection circuitry prevents the output from phase inverting when the input range is exceeded. When the input exceeds a diode beyond either rail, internal electrostatic discharge (ESD) protection diodes source or sink current through the input.



## DISABLE CIRCUITRY

When the DISABLE pin is an option, a pull-up resistor is required if the logic leakage currents exceed 300 nA. For a 10 V supply, pulling the DISABLE pin to below 6.3 V turns the ADA4807-1/  
ADA4807-2 off, which reduces the supply current to 2.4  $\mu$ A.

Conversely, pulling the DISABLE pin voltage to above 6.6 V enables the ADA4807-1/ADA4807-2 with a quiescent current of 1 mA. When the ADA4807-1/ADA4807-2 device is disabled, its output enters a high impedance state. Figure 64 and Table 10 show the DISABLE functionality over the complete supply range.




Figure 64. DISABLE Trigger Voltage

Table 10. Threshold Voltages for Disabled and Enabled Modes

Mode	+3 V	+5 V	+10 V	$\pm 5 \text{ V}$	+7 V/-2 V
Enabled	1.35 V	1.6 V	6.6 V	1.6 V	3.6 V
Disabled	1.05 V	1.3 V	6.3 V	1.3 V	3.3 V


The output impedance decreases as the frequency increases. When disabled, a forward isolation of 120 dB is achieved at 100 kHz (see Figure 22). ESD clamps protect the DISABLE pin, as shown in Figure 65. Voltages beyond the power supplies cause these diodes to conduct. To avoid excessive current in the ESD diodes, ensure that the voltage to the DISABLE pin is not 0.7 V greater than the positive supply or that it is not 0.7 V less than the negative supply. If an overvoltage condition is expected, limit the input current to less than 10 mA with a series resistor.

## INPUT PROTECTION

The ADA4807-1/ADA4807-2/ADA4807-4 are fully protected from ESD events, withstanding human body model ESD events of  $\pm 3 \text{ kV}$  and charged device model events of  $\pm 1.25 \text{ kV}$  with no measured performance degradation. The precision input is protected with an ESD network between the power supplies and diode clamps across the input device pair, as shown in Figure 65.

For differential voltages above approximately 1.2 V at room temperature and 0.8 V at 125°C, the diode clamps begin to conduct. Too much current can cause damage due to excessive

heating. If large differential voltages must be sustained across the input terminals, it is recommended that the current through the input clamps be limited to less than 10 mA. Series input resistors sized appropriately for the expected differential overvoltage provide the needed protection.



NOTES  
1. THE  $\pm \text{IN}_{\text{x}}$  PINS ARE  $\pm \text{IN}$  ON THE ADA4807-1,  
 $\pm \text{IN}_1$  AND  $\pm \text{IN}_2$  ON THE ADA4807-2,  
AND  $\pm \text{IN}_1$  TO  $\pm \text{IN}_4$  ON THE ADA4807-4.

12611-054

Figure 65. Input Stage and Protection Diodes

## NOISE CONSIDERATIONS

Figure 66 illustrates the primary noise contributors for the typical gain configurations. The total output noise ( $V_{N_{\text{OUT}}}$ ) is the root sum square of all the noise contributions.




Figure 66. Noise Sources in Typical Gain Configurations

Source resistance noise, amplifier input voltage noise, and the voltage noise from the amplifier input current noise ( $I_{N+} \times R_S$ ) are all subject to the noise gain term  $(1 + R_F/R_G)$ .

Calculate the output noise spectral density using the following equation:

$$V_{N_{\text{OUT}}} = \sqrt{4kTR_F + \left(1 + \frac{R_F}{R_G}\right)^2 [4kTR_S + I_{N+}^2 R_S^2 + V_{N_{\text{S}}}^2] + \left(\frac{R_F}{R_G}\right)^2 4kTR_G + I_{N-}^2 R_F^2}$$

where:

$k$  is Boltzmann's constant.

$T$  is the absolute temperature in degrees Kelvin.

$R_F$  and  $R_G$  are the feedback network resistances, as shown in Figure 66.

$R_S$  is the source resistance, as shown in Figure 66.

$I_{N+}$  and  $I_{N-}$  represent the amplifier input current noise spectral density in pA/Hz.

$V_N$  is the amplifier input voltage noise spectral density in nV/Hz.