## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# High Speed, Rail-to-Rail Output Op Amps with Ultralow Power-Down 

## Data Sheet

## FEATURES

Ultralow power-down current: $150 \mathrm{nA} / a m p l i f i e r ~ m a x i m u m ~$ Low quiescent current: $\mathbf{2 . 4} \mathbf{~ m A / a m p l i f i e r ~}$
High speed
$175 \mathrm{MHz},-3 \mathrm{~dB}$ bandwidth
220 V/ $\mu \mathrm{s}$ slew rate
85 ns settling time to $0.1 \%$
Excellent video specifications
0.1 dB flatness: $\mathbf{1 4} \mathbf{~ M H z}$

Differential gain: 0.12\%
Differential phase: $0.09^{\circ}$
Single-supply operation: 2.7 V to 6 V
Rail-to-rail output
Output swings to within $\mathbf{8 0} \mathbf{m V}$ of either rail
Low voltage offset: 0.6 mV

## APPLICATIONS

## Portable multimedia players

Video cameras
Digital still cameras
Consumer video
Clock buffers

## GENERAL DESCRIPTION

The ADA4850-1/ADA4850-2 are low price, high speed, voltage feedbacks rail-to-rail output op amps with ultralow power-down. Despite their low price, the ADA4850-1/ADA4850-2 provide excellent overall performance and versatility. The 175 MHz , -3 dB bandwidth and $220 \mathrm{~V} / \mu$ s slew rate make these amplifiers well-suited for many general-purpose, high speed applications.

The ADA4850-1/ADA4850-2 are designed to operate at supply voltages as low as 2.7 V and up to 6 V at 2.4 mA of supply current per amplifier. In power-down mode, the supply current is less than 150 nA , ideal for battery-powered applications.
The ADA4850-1/ADA4850-2 family provides users with a true single-supply capability, allowing input signals to extend 200 mV below the negative rail and to within 2.2 V of the positive rail. The output of the amplifier can swing within 80 mV of either supply rail.
With its combination of low price, excellent differential gain ( $0.12 \%$ ), differential phase $\left(0.09^{\circ}\right)$, and 0.1 dB flatness out to 14 MHz , these amplifiers are ideal for video applications.

## TABLE OF CONTENTS

Features ..... 1
Applications .....
Pin Configurations .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Specifications with +3 V Supply ..... 3
Specifications with +5 V Supply .....  4
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
REVISION HISTORY
5/16-Rev. C to Rev. D
Change CP-8-2 to CP-8-13 and CP-16-3 to CP-16-21 ..Throughout Changes to Figure 1 and Figure 2 ..... 1
Updated Outline Dimensions ..... 14
Changes to Ordering Guide ..... 14
5/12—Rev. B to Rev. C
Added Exposed Pat Notation to Figure 1 and Figure 2 .....  1
Changes to Table 4 and Figure 4 ..... 5
Added Exposed Pad Notation to Outline Dimensions ..... 14
Changes to Ordering Guide ..... 14
12/07—Rev. A to Rev. B
Changes to Applications ..... 1
Updated Outline Dimensions ..... 14
Changes to Ordering Guide ..... 14
ESD Caution .....  5
Typical Performance Characteristics .....  6
Circuit Description ..... 12
Headroom and Overdrive Recovery Considerations ..... 12
Operating the ADA4850-1/ADA4850-2 on Bipolar Supplies13
Power-Down Pins ..... 13
Outline Dimensions ..... 14
Ordering Guide ..... 14
4/05—Rev. 0 to Rev. A
Added ADA4850-1 Universal
Added 8-Lead LFCSP ..... Universal
Changes to Features .....  1
Changes to General Description .....  1
Changes to Figure 3 .....  1
Changes to Table 1 .....  3
Changes to Table 2 .....  4
Changes to Power-Down Pins Section and Table 5 ..... 13
Updated Outline Dimensions. ..... 14
Changes to Ordering Guide ..... 14
2/05—Revision 0: Initial Version

## SPECIFICATIONS

## SPECIFICATIONS WITH +3 V SUPPLY

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=0 \Omega$ for $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega$ for $\mathrm{G}>+1, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.
Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Slew Rate <br> Settling Time to $0.1 \%$ | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=0.1 \mathrm{Vp-p} \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.5 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=0.5 \mathrm{~V}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=1 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V} \text { step, } \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{aligned} & 160 \\ & 45 \\ & 14 \\ & 110 \\ & 80 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ ns |
| NOISE/DISTORTION PERFORMANCE <br> Harmonic Distortion (dBc) HD2/HD3 <br> Input Voltage Noise <br> Input Current Noise <br> Differential Gain <br> Differential Phase | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{Vp-p}, \mathrm{G}=+3, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{G}=+3, \mathrm{NTSC}, R_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{G}=+3, \mathrm{NTSC}, R_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\mathrm{o}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \end{aligned}$ |  | $\begin{aligned} & -72 /-77 \\ & 10 \\ & 2.5 \\ & 0.2 \\ & 0.2 \end{aligned}$ |  | dBc <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ <br> \% <br> Degrees |
| DC PERFORMANCE Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Current Drift Input Bias Offset Current Open-Loop Gain | $\mathrm{V}_{\mathrm{o}}=0.25 \mathrm{~V}$ to 0.75 V | 78 | 0.6 4 2.4 4 30 100 | $\begin{aligned} & 4.1 \\ & 4.4 \end{aligned}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ <br> nA <br> dB |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range Input Overdrive Recovery Time (Rise/Fall) Common-Mode Rejection Ratio | Differential/common-mode $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=+3.5 \mathrm{~V} \text { to }-0.5 \mathrm{~V}, \mathrm{G}=+1 \\ & \mathrm{~V}_{\mathrm{CM}}=0.5 \mathrm{~V} \end{aligned}$ | -76 | $\begin{aligned} & 0.5 / 5.0 \\ & 1.2 \\ & -0.2 \text { to }+0.8 \\ & 60 / 50 \\ & -108 \end{aligned}$ |  | $\mathrm{M} \Omega$ <br> pF <br> V <br> ns <br> dB |
| POWER-DOWN <br> Power-Down Input Voltage <br> Turn-Off Time <br> Turn-On Time <br> Power-Down Bias Current/ Power Down Pin <br> Enabled <br> Power-Down | Power-down ADA4850-1/ADA4850-2 <br> Enabled ADA4850-1/ADA4850-2 <br> Power-down $=3 \mathrm{~V}$ <br> Power-down $=0 \mathrm{~V}$ |  | $\begin{aligned} & <0.7 /<0.6 \\ & >0.8 />1.7 \\ & 0.7 \\ & 60 \\ & \\ & 37 \\ & 0.01 \end{aligned}$ | $\begin{aligned} & 55 \\ & 0.2 \end{aligned}$ | V <br> V <br> $\mu \mathrm{s}$ <br> ns <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OUTPUT CHARACTERISTICS <br> Output Overdrive Recovery Time (Rise/Fall) <br> Output Voltage Swing <br> Short-Circuit Current | $\mathrm{V}_{\mathrm{IN}}=+0.7 \mathrm{~V} \text { to }-0.1 \mathrm{~V}, \mathrm{G}=+5$ <br> Sinking/sourcing | 0.06 to 2.83 | $\begin{aligned} & 70 / 100 \\ & 0.03 \text { to } 2.92 \\ & 105 / 74 \end{aligned}$ |  | ns <br> V <br> mA |
| POWER SUPPLY <br> Operating Range ${ }^{1}$ <br> Quiescent Current/Amplifier <br> Quiescent Current (Power-Down)/Amplifier <br> Positive Power Supply Rejection <br> Negative Power Supply Rejection | $\begin{aligned} & +V_{s}=+3 \mathrm{~V} \text { to }+4 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \\ & +\mathrm{V}_{\mathrm{s}}=+3 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to }-1 \mathrm{~V} \end{aligned}$ | 2.7 $\begin{array}{r} -83 \\ -83 \\ \hline \end{array}$ | $\begin{aligned} & 2.4 \\ & 15 \\ & -100 \\ & -102 \end{aligned}$ | $\begin{aligned} & 6 \\ & 2.8 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{nA} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |

[^0]
## ADA4850-1/ADA4850-2

## SPECIFICATIONS WITH +5 V SUPPLY

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=0 \Omega$ for $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega$ for $\mathrm{G}>+1, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.
Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Slew Rate <br> Settling Time to 0.1\% | $\begin{aligned} & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=0.1 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+1, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{o}}=1.4 \mathrm{~V} \text { p-p, } \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=4 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \text { step } \\ & \mathrm{G}=+2, \mathrm{~V}_{\mathrm{O}}=1 \mathrm{~V} \text { step, } \mathrm{R}_{\mathrm{L}}=150 \Omega \end{aligned}$ |  | $\begin{aligned} & 175 \\ & 110 \\ & 9 \\ & 220 \\ & 160 \\ & 85 \\ & \hline \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> V/ $\mu \mathrm{s}$ ns |
| NOISE/DISTORTION PERFORMANCE <br> Harmonic Distortion (dBc) HD2/HD3 <br> Input Voltage Noise <br> Input Current Noise <br> Differential Gain <br> Differential Phase <br> Crosstalk (RTI)-ADA4850-2 | $\begin{aligned} & \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{Vp-p,G}=+2, \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{f}=100 \mathrm{kHz} \\ & \mathrm{G}=+3, \mathrm{NTSC}, R_{\mathrm{L}}=150 \Omega \\ & \mathrm{G}=+3, \mathrm{NTSC}, R_{\mathrm{L}}=150 \Omega \\ & \mathrm{f}=4.5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{~V}_{\mathrm{O}}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \end{aligned}$ |  | $\begin{aligned} & -81 /-86 \\ & 10 \\ & 2.5 \\ & 0.12 \\ & 0.09 \\ & 60 \end{aligned}$ |  | dBc <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ \% <br> Degrees dB |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Current Drift Input Bias Offset Current Open-Loop Gain | $\mathrm{V}_{\mathrm{o}}=2.25 \mathrm{~V}$ to 2.75 V | 83 | $\begin{aligned} & 0.6 \\ & 4 \\ & 2.3 \\ & 4 \\ & 30 \\ & 105 \end{aligned}$ | 4.2 4.2 | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ <br> nA <br> dB |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range Input Overdrive Recovery Time (Rise/Fall) Common-Mode Rejection Ratio | Differential/common-mode $\begin{aligned} & \mathrm{V}_{\mathbb{N}}=+5.5 \mathrm{~V} \text { to }-0.5 \mathrm{~V}, \mathrm{G}=+1 \\ & \mathrm{~V}_{\mathrm{CM}}=2.0 \mathrm{~V} \end{aligned}$ | -85 | $\begin{aligned} & 0.5 / 5.0 \\ & 1.2 \\ & -0.2 \text { to }+2.8 \\ & 50 / 40 \\ & -110 \end{aligned}$ |  | $\mathrm{M} \Omega$ <br> pF <br> V <br> ns <br> dB |
| POWER-DOWN <br> Power-Down Input Voltage <br> Turn-Off Time <br> Turn-On Time <br> Power-Down Bias Current/Power Down Pin <br> Enabled <br> Power-Down | Power-down ADA4850-1/ADA4850-2 <br> Enabled ADA4850-1/ADA4850-2 <br> Power-down $=5 \mathrm{~V}$ <br> Power-down $=0 \mathrm{~V}$ |  | $\begin{aligned} & <0.7 /<0.6 \\ & >0.8 />1.7 \\ & 0.7 \\ & 50 \\ & \\ & 0.05 \\ & 0.02 \end{aligned}$ | $\begin{aligned} & 0.13 \\ & 0.2 \end{aligned}$ | V <br> V <br> $\mu \mathrm{s}$ <br> ns <br> mA <br> $\mu \mathrm{A}$ |
| OUTPUT CHARACTERISTICS <br> Output Overdrive Recovery Time (Rise/Fall) <br> Output Voltage Swing <br> Short-Circuit Current | $\mathrm{V}_{\mathrm{IN}}=+1.1 \mathrm{~V} \text { to }-0.1 \mathrm{~V}, \mathrm{G}=+5$ <br> Sinking/sourcing | 0.14 to 4.83 | $\begin{aligned} & 60 / 70 \\ & 0.07 \text { to } 4.92 \\ & 118 / 94 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~V} \\ & \mathrm{~mA} \end{aligned}$ |
| POWER SUPPLY <br> Operating Range ${ }^{1}$ <br> Quiescent Current/Amplifier <br> Quiescent Current (Power-Down)/Amplifier Positive Power Supply Rejection Negative Power Supply Rejection | $\begin{aligned} & +\mathrm{V}_{\mathrm{s}}=+5 \mathrm{~V} \text { to }+6 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \\ & +\mathrm{V}_{\mathrm{s}}=+5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-0 \mathrm{~V} \text { to }-1 \mathrm{~V} \end{aligned}$ | 2.7 $\begin{aligned} & -84 \\ & -84 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 15 \\ & -100 \\ & -102 \end{aligned}$ | $\begin{aligned} & 6 \\ & 2.9 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{nA} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 12.6 V |
| Power Dissipation | See Figure 4 |
| Power Down Pin Voltage | $\left(-\mathrm{V}_{\mathrm{s}}+6\right) \mathrm{V}$ |
| Common-Mode Input Voltage Range | $\left(-\mathrm{V}_{\mathrm{s}}-0.5\right) \mathrm{V}$ to $\left(+\mathrm{V}_{\mathrm{s}}+0.5\right) \mathrm{V}$ |
| Differential Input Voltage Range | $+\mathrm{V}_{\mathrm{s}}$ to $-\mathrm{V}_{\mathrm{s}}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature Range | $300^{\circ} \mathrm{C}$ |
| $\quad$ (Soldering 10 sec) |  |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions, that is, $\theta_{\mathrm{JA}}$ is specified for the device soldered in the circuit board for surface-mount packages.

Table 4.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 16-Lead LFCSP | 72.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead LFCSP | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Maximum Power Dissipation

The maximum safe power dissipation for the ADA4850-1/ ADA4850-2 is limited by the associated rise in junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4850-1/ADA4850-2. Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ for an extended period of time can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the die due to the ADA4850-1/ADA4850-2 drive at the output. The quiescent power is the voltage between the supply pins ( $\mathrm{V}_{\mathrm{s}}$ ) times the quiescent current $\left(\mathrm{I}_{\mathrm{s}}\right)$.

$$
\begin{aligned}
& P_{D}=\text { Quiescent Power }+(\text { Total Drive Power }- \text { Load Power }) \\
& P_{D}=\left(V_{S} \times I_{S}\right)+\left(\frac{V_{S}}{2} \times \frac{V_{\text {OUT }}}{R_{L}}\right)-\frac{V_{\text {OUT }}{ }^{2}}{R_{L}}
\end{aligned}
$$

Consider rms output voltages. If $\mathrm{R}_{\mathrm{L}}$ is referenced to $-\mathrm{V}_{\mathrm{S}}$, as in single-supply operation, the total drive power is $\mathrm{V}_{\mathrm{S}} \times$ Iout. If the rms signal levels are indeterminate, consider the worst case, when $V_{\text {out }}=V_{S} / 4$ for $\mathrm{R}_{\mathrm{L}}$ to midsupply.

$$
P_{D}=\left(V_{S} \times I_{S}\right)+\frac{\left(V_{S} / 4\right)^{2}}{R_{L}}
$$

In single-supply operation with $\mathrm{R}_{\mathrm{L}}$ referenced to $-\mathrm{V}_{\mathrm{S}}$, the worst case is $V_{\text {OUT }}=V_{S} / 2$.

Airflow increases heat dissipation, effectively reducing $\theta_{\mathrm{JA}}$. In addition, more metal directly in contact with the package leads and exposed paddle from metal traces through holes, ground, and power planes reduce $\theta_{J A}$.
Figure 4 shows the maximum safe power dissipation in the package vs. the ambient temperature for the $\operatorname{LFCSP}\left(91^{\circ} \mathrm{C} / \mathrm{W}\right)$ package on a JEDEC standard 4-layer board. $\theta_{\text {JA }}$ values are approximations.


Figure 4. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{F}}=0 \Omega$ for $\mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega$ for $\mathrm{G}>+1, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$, unless otherwise noted.


Figure 5. Small Signal Frequency Response for Various Gains


Figure 6. Small Signal Frequency Response for Various Loads


Figure 7. Small Signal Frequency Response for Various Supplies


Figure 8. Small Signal Frequency Response for Various Capacitor Loads


Figure 9. 0.1 dB Flatness Response



Figure 11. Small Signal Frequency Response for Various Temperatures


Figure 12. Small Signal Frequency Response for Various Temperatures


Figure 13. Open-Loop Gain and Phase vs. Frequency


Figure 14. Slew Rate vs. Output Voltage


Figure 15. Supply Current vs. Power-Down Voltage


Figure 16. Crosstalk vs. Frequency


Figure 17. Harmonic Distortion vs. Frequency for Various Loads


Figure 18. Harmonic Distortion vs. Frequency for Various Vout


Figure 19. Small Signal Transient Response for Various Supplies


Figure 20. Small Signal Transient Response for Capacitive Load


Figure 21. Large Signal Transient Response


Figure 22. Large Signal Transient Response for Various Supplies


Figure 23. Enable/Disable Time


Figure 24. Input Overdrive Recovery


Figure 25. Output Overdrive Recovery


Figure 26. Voltage Noise vs. Frequency


Figure 27. Current Noise vs. Frequency


Figure 28. Input Offset Voltage Distribution


Figure 29. Input Offset Voltage vs. Common-Mode Voltage


Figure 30. Output Saturation Voltage vs. Load Current (Voltage Differential from Rails)


Figure 31. Power-Down Bias Current vs. Temperature for Various Supplies


Figure 32. Input Bias Current vs. Temperature for Various Supplies


Figure 33. Output Saturation Voltage vs. Temperature (Voltage Differential from Rails)


Figure 34. Current vs. Temperature for Various Supplies


Figure 35. Power Supply Rejection (PSR) vs. Frequency


Figure 36. Input Offset Voltage vs. Temperature for Various Supplies


Figure 37. Common-Mode Rejection (CMR) vs. Frequency

## CIRCUIT DESCRIPTION

The ADA4850-1/ADA4850-2 feature a high slew rate input stage that is a true single-supply topology, capable of sensing signals at or below the negative supply rail. The rail-to-rail output stage can swing to within 80 mV of either supply rail when driving light loads and within 0.17 V when driving $150 \Omega$. High speed performance is maintained at supply voltages as low as 2.7 V .

## HEADROOM AND OVERDRIVE RECOVERY CONSIDERATIONS <br> Input

The ADA4850-1/ADA4850-2 are designed for use in low voltage systems. To obtain optimum performance, it is useful to understand the behavior of the amplifier as input and output signals approach the headroom limits of the amplifier. The input common-mode voltage range extends 200 mV below the negative supply voltage or ground for single-supply operation to within 2.2 V of the positive supply voltage. Therefore, in a gain of +3 , the ADA4850-1/ADA4850-2 can provide full rail-to-rail output swing for supply voltage as low as 3.3 V , assuming the input signal swing is from $-\mathrm{V}_{\mathrm{s}}$ (or ground) to 1.1 V .
Exceeding the headroom limit is not a concern for any inverting gain on any supply voltage, as long as the reference voltage at the positive input of the amplifier lies within the input common-mode range of the amplifier.

The input stage sets the headroom limit for signals when the amplifier is used in a gain of +1 for signals approaching the positive rail. For high speed signals, however, there are other considerations. Figure 38 shows -3 dB bandwidth vs. dc input voltage for a unity-gain follower. As the common-mode voltage approaches the positive supply, the bandwidth begins to drop when within 2 V of +V . This can manifest itself in increased distortion or settling time.


Higher frequency signals require more headroom than the lower frequencies to maintain distortion performance. Figure 39 illustrates how the rising edge settling time for the amplifier configured as a unity-gain follower stretches out as the top of a 1 V step input approaches and exceeds the specified input common-mode voltage limit.


Figure 39. Pulse Response, Input Headroom Limits
The recovery time from input voltages 2.2 V or closer to the positive supply is approximately 50 ns , which is limited by the settling artifacts caused by transistors in the input stage coming out of saturation.

The ADA4850-1/ADA4850-2 do not exhibit phase reversal, even for input voltages beyond the voltage supply rails. Going more than 0.6 V beyond the power supplies turns on protection diodes at the input stage, which greatly increase the current draw of the devices.

## Output

For signals approaching the negative supply and inverting gain, and high positive gain configurations, the headroom limit is the output stage. The ADA4850-1/ADA4850-2 amplifiers use a common-emitter output stage. This output stage maximizes the available output range, limited by the saturation voltage of the output transistors. The saturation voltage increases with drive current, due to the output transistor collector resistance.
As the saturation point of the output stage is approached, the output signal shows increasing amounts of compression and clipping. As in the input headroom case, higher frequency signals require a bit more headroom than the lower frequency signals.
Output overload recovery is typically within 40 ns after the input of the amplifier is brought to a nonoverloading value.

Figure 38. Unity-Gain Follower Bandwidth vs. Frequency for Various Input Common-Mode

Figure 40 shows the output recovery transients for the amplifier recovering from a saturated output from the top and bottom supplies to a point at midsupply.


Figure 40. Overload Recovery

## OPERATING THE ADA4850-1/ADA4850-2 ON BIPOLAR SUPPLIES

The ADA4850-1/ADA4850-2 can operate on bipolar supplies up to $\pm 5 \mathrm{~V}$. The only restriction is that the voltage between -V s and the POWER DOWN pin must not exceed 6 V . Voltage differences greater than 6 V can cause permanent damage to the amplifier. For example, when operating on $\pm 5 \mathrm{~V}$ supplies, the POWER DOWN pin must not exceed +1 V .

## POWER-DOWN PINS

The ADA4850-1/ADA4850-2 feature an ultralow power-down mode that lowers the supply current to less than 150 nA . When a power-down pin is brought to within 0.6 V of the negative supply, the amplifier is powered down. Table 5 outlines the power-down pins functionality. To ensure proper operation, do not leave the power-down pins (PD1, PD2) floating.

Table 5. Power-Down Pins Functionality

| Supply Voltage | 3 V and 5 V |  |
| :--- | :--- | :--- |
|  | ADA4850-1 | ADA4850-2 |
|  | 0 V to 0.7 V | 0 V to 0.6 V |
| Enabled | 0.8 to $+\mathrm{V}_{\mathrm{s}}$ | 1.7 V to $+\mathrm{V}_{\mathrm{s}}$ |

## OUTLINE DIMENSIONS



ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADA4850-1YCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package [LFCSP] | CP-8-13 | HWB |
| ADA4850-2YCPZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | $\mathrm{CP}-16-21$ | HTB |
| ADA4850-2YCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-21 | HTB |
| ADA4850-2YCP-EBZ |  | Evaluation Board for 16-Lead LFCP |  |  |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ For operation on bipolar supplies, see the Operating the ADA4850-1/ADA4850-2 on Bipolar Supplies section.

[^1]:    ${ }^{1}$ For operation on bipolar supplies, see the Operating the ADA4850-1/ADA4850-2 on Bipolar Supplies section.

