## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

Ultralow noise
$0.9 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$
$2.4 \mathrm{pA} / \sqrt{ } \mathrm{Hz}$
$1.2 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ at 10 Hz
Ultralow distortion: -93 dBc at $500 \mathbf{~ k H z}$
Wide supply voltage range: $\pm 5 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$
High speed
-3 dB bandwidth: $65 \mathrm{MHz}(\mathrm{G}=+1)$
Slew rate: $55 \mathrm{~V} / \mu \mathrm{s}$
Unity gain stable
Low input offset voltage: $160 \mu \mathrm{~V}$ maximum
Low input offset voltage drift: $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
Low input bias current: - $0.1 \mu \mathrm{~A}$
Low input bias current drift: 2 nA/ ${ }^{\circ} \mathrm{C}$
Supply current: 8 mA
Power-down feature for single 8-lead package

## APPLICATIONS

## Instrumentation

Active filters
DAC buffers

## SAR ADC drivers

Optoelectronics

## GENERAL DESCRIPTION

The ADA4898-1/ADA4898-2 are ultralow noise and distortion, unity gain stable, voltage feedback op amps that are ideal for use in 16 -bit and 18 -bit systems with power supplies from $\pm 5 \mathrm{~V}$ to $\pm 16$ V. The ADA4898-1/ADA4898-2 feature a linear, low noise input stage and internal compensation that achieves high slew rates and low noise.
With the wide supply voltage range, low offset voltage, and wide bandwidth, the ADA4898-1/ADA4898-2 are extremely versatile, and feature a cancellation circuit that reduces input bias current.
The ADA4898-1/ADA4898-2 are available in an 8-lead SOIC package that features an exposed metal paddle to improve power dissipation and heat transfer to the negative supply plane. This EPAD offers a significant thermal relief over traditional plastic packages. The ADA4898-1/ADA4898-2 are rated to work over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700
©2008-2015 Analog Devices, Inc. All rights reserved. Technical Support

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
Connection Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
$\pm 15$ V Supply ..... 3
$\pm 5$ V Supply .....  4
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
Maximum Power Dissipation .....  5
ESD Caution .....  5
Pin Configurations and Function Descriptions ..... 6
Typical Performance Characteristics ..... 7
REVISION HISTORY
5/15—Rev. D to Rev. E
Deleted 0.1 Hz to 10 Hz Noise Section, Figure 45, and
Figure 46; Renumbered Sequentially ..... 14
Updated Outline Dimensions ..... 17
Changes to Ordering Guide ..... 17
5/12—Rev. C to Rev. D
Changes to Figure 2 Caption ..... 1
Updated Outline Dimensions ..... 17
Changes to Ordering Guide ..... 17
2/10—Rev. B to Rev. C
Added ADA4898-2 ..... Throughout
Changes to Features ..... 1
Changes to Table 1 .....  3
Changes to Table 2 ..... 4
Changes to Figure 38, Figure 40, Figure 41 ..... 14
Changes to Figure 46 ..... 15
Changes to Figure 47 ..... 16
Changes to PCB Layout Section ..... 17
Changes to Ordering Guide ..... 20
Test Circuits ..... 13
Theory of Operation ..... 14
$\overline{\mathrm{PD}}$ (Power-Down) Pin for the ADA4898-1 ..... 14
Applications Information ..... 15
Higher Feedback Resistor Gain Operation. ..... 15
Recommended Values for Various Gains. ..... 15
Noise ..... 16
Circuit Considerations ..... 16
PCB Layout ..... 16
Power Supply Bypassing ..... 16
Grounding ..... 16
Outline Dimensions ..... 17
Ordering Guide ..... 17
6/09—Rev. A to Rev. B
Changes to General Description Section .....  1
Changes to Specifications Section .....  3
Changes to Figure 29 and Figure 31 ..... 11
Added Figure 32 ..... 12
Added Figure 41 ..... 13
Changes to PD (Power-Down) Pin Section ..... 14
Added Table 6 ..... 14
Changes to Figure 45 ..... 15
8/08—Rev. 0 to Rev. A
Changes to General Description Section ..... 1
Changes to Table 5 .....  .6
Changes to Figure 17 ..... 9
Changes to Figure 28. ..... 10
Changes to Figure 29 and Figure 32 ..... 11
Added 0.1 Hz to 10 Hz Noise Section ..... 14
Added Figure 42 and Figure 43; Renumbered Sequentially ..... 14
Changes to Grounding Section. ..... 16
Updated Outline Dimensions. ..... 17

## SPECIFICATIONS

## $\pm 15$ V SUPPLY

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{G}}$ open, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to GND (for $\mathrm{G}>1, \mathrm{R}_{\mathrm{F}}=100 \Omega$ ), unless otherwise noted.
Table 1.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Slew Rate <br> Settling Time to 0.1\% | $\begin{aligned} & \text { Vout }=100 \mathrm{mV} \text { p-p } \\ & \mathrm{V}_{\text {out }}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+2, \mathrm{~V}_{\text {out }}=2 \mathrm{~V} \text { p-p } \\ & \text { Vout }=5 \mathrm{~V} \text { step } \\ & \mathrm{V}_{\text {OUT }}=5 \mathrm{~V} \text { step } \end{aligned}$ |  | $\begin{aligned} & 65 \\ & 14 \\ & 3.3 \\ & 55 \\ & 85 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns |
| NOISE/DISTORTION PERFORMANCE Harmonic Distortion SFDR <br> Input Voltage Noise Input Current Noise | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz}, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{f}=500 \mathrm{kHz}, V_{\text {out }}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{f}=1 \mathrm{MHz}, V_{\text {OUT }}=2 \mathrm{~V} p-\mathrm{p} \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & -116 \\ & -93 \\ & -79 \\ & 0.9 \\ & 2.4 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Offset Current Input Bias Current Drift Open-Loop Gain | $\begin{aligned} & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & \text { V out }= \pm 5 \mathrm{~V} \end{aligned}$ | 99 | $\begin{aligned} & 20 \\ & 1 \\ & -0.1 \\ & 0.03 \\ & 2 \\ & 103 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & -0.4 \\ & 0.3 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ dB |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range Common-Mode Rejection Ratio | Differential mode <br> Common mode <br> Differential mode <br> Common mode <br> See Figure 43 $\mathrm{V}_{\mathrm{CM}}= \pm 2 \mathrm{~V}$ | $-103$ | 5 <br> 30 <br> 3.2 <br> 2.5 <br> $\pm 11$ <br> -126 |  | k $\Omega$ <br> $\mathrm{M} \Omega$ <br> pF <br> pF <br> V <br> dB |
| $\overline{\text { PD (POWER-DOWN) PIN (ADA4898-1) }}$ <br> $\overline{\mathrm{PD}}$ Input Voltages <br> $\overline{\text { PD Turn On Time }}$ <br> $\overline{\text { PD Turn Off Time }}$ <br> Input Leakage Current | Chip powered down <br> Chip enabled $\begin{aligned} & \text { Vout }=100 \mathrm{mV} \mathrm{p}-\mathrm{p} \\ & \mathrm{~V}_{\text {out }}=100 \mathrm{mV}-\mathrm{p} \\ & \overline{\mathrm{PD}}=+\mathrm{V}_{\mathrm{S}} \\ & \overline{\mathrm{PD}}=-\mathrm{V}_{\mathrm{S}} \end{aligned}$ |  | $\begin{aligned} & \leq-14 \\ & \geq-13 \\ & 100 \\ & 20 \\ & 0.1 \\ & -0.2 \end{aligned}$ |  |  |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Linear Output Current Short-Circuit Current Off Isolation | $R_{L} / /\left(R_{F}+R_{G}\right)=500 \Omega$, see Figure 43 <br> $R_{L} / /\left(R_{F}+R_{G}\right)=1 \mathrm{k} \Omega$, see Figure 43 <br> $\mathrm{f}=100 \mathrm{kHz}, \mathrm{SFDR}=-70 \mathrm{dBc}, \mathrm{RL}=150 \Omega$ <br> Sinking/sourcing $\mathrm{f}=1 \mathrm{MHz}, \overline{\mathrm{PD}}=-\mathrm{V}_{\mathrm{s}}$ | $\begin{aligned} & -11.0 \text { to }+11.8 \\ & -12.5 \text { to }+12.5 \end{aligned}$ | $\begin{aligned} & -11.7 \text { to }+12.1 \\ & -12.8 \text { to }+12.7 \\ & 40 \\ & 150 \\ & 80 \end{aligned}$ |  | V <br> V <br> mA <br> mA <br> dB |
| POWER SUPPLY <br> Operating Range Quiescent Current per Amplifier <br> Positive Power Supply Rejection Ratio Negative Power Supply Rejection Ratio | $\begin{aligned} & \overline{\mathrm{PD}}=+\mathrm{V}_{\mathrm{s}} \\ & \overline{\mathrm{PD}}=-\mathrm{V}_{\mathrm{s}} \\ & +\mathrm{V}_{\mathrm{s}}=15 \mathrm{~V} \text { to } 17 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-15 \mathrm{~V} \\ & +\mathrm{V}_{\mathrm{s}}=15 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-15 \mathrm{~V} \text { to }-17 \mathrm{~V} \end{aligned}$ | $\pm 4.5$ $\begin{aligned} & -98 \\ & -100 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 0.1 \\ & -107 \\ & -114 \end{aligned}$ | $\begin{aligned} & \pm 16.5 \\ & 8.7 \\ & 0.3 \end{aligned}$ | mA <br> mA <br> dB <br> dB |

## ADA4898-1/ADA4898-2

## さ5 V SUPPLY

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=+1, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{G}}$ open, $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to GND (for $\mathrm{G}>1, \mathrm{R}_{\mathrm{F}}=100 \Omega$ ), unless otherwise noted.
Table 2.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Bandwidth for 0.1 dB Flatness <br> Slew Rate <br> Settling Time to 0.1\% | $\begin{aligned} & V_{\text {out }}=100 \mathrm{mV} \text { p-p } \\ & V_{\text {out }}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{G}=+2, \mathrm{~V}_{\text {out }}=2 \mathrm{~V} \text { p-p } \\ & \mathrm{V}_{\text {out }}=2 \mathrm{~V} \text { step } \\ & V_{\text {out }}=2 \mathrm{~V} \text { step } \end{aligned}$ |  | $\begin{aligned} & 57 \\ & 12 \\ & 3 \\ & 50 \\ & 90 \end{aligned}$ |  | MHz <br> MHz <br> MHz <br> V/ $\mu \mathrm{s}$ <br> ns |
| NOISE/DISTORTION PERFORMANCE Harmonic Distortion SFDR <br> Input Voltage Noise Input Current Noise | $\begin{aligned} & \mathrm{f}=100 \mathrm{kHz}, \mathrm{~V}_{\text {out }}=2 \mathrm{~V} \mathrm{p}-\mathrm{p} \\ & \mathrm{f}=500 \mathrm{kHz}, V_{\text {out }}=2 \mathrm{Vp}-\mathrm{p} \\ & \mathrm{f}=1 \mathrm{MHz}, V_{\text {Out }}=2 \mathrm{~V}-\mathrm{p} \\ & \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & -110 \\ & -95 \\ & -78 \\ & 0.9 \\ & 2.4 \\ & \hline \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE <br> Input Offset Voltage Input Offset Voltage Drift Input Bias Current Input Bias Offset Current Input Bias Current Drift Open-Loop Gain | $\begin{aligned} & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & R_{F}=1 \mathrm{k} \Omega \text {, see Figure } 43 \\ & V_{\text {OUT }}= \pm 1 \mathrm{~V} \end{aligned}$ | 87 | $\begin{aligned} & 30 \\ & 1 \\ & -0.1 \\ & 0.05 \\ & 2 \\ & 94 \\ & \hline \end{aligned}$ | $\begin{aligned} & 160 \\ & \\ & -0.5 \\ & 0.3 \end{aligned}$ | $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ dB |
| INPUT CHARACTERISTICS <br> Input Resistance <br> Input Capacitance <br> Input Common-Mode Voltage Range Common-Mode Rejection Ratio | Differential mode <br> Common mode <br> Differential mode <br> Common mode <br> See Figure 43 <br> $\Delta \mathrm{V}_{\mathrm{cm}}=1 \mathrm{~V} \mathrm{p}-\mathrm{p}$ | $-102$ | $\begin{aligned} & 5 \\ & 30 \\ & 3.2 \\ & 2.5 \\ & -3 \text { to }+2.5 \\ & -120 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{M} \Omega \\ & \mathrm{pF} \\ & \mathrm{pF} \\ & \mathrm{~V} \\ & \mathrm{~dB} \end{aligned}$ |
| $\overline{\text { PD (POWER-DOWN) PIN (ADA4898-1) }}$ <br> $\overline{\text { PD Input Voltages }}$ <br> $\overline{\text { PD Turn On Time }}$ <br> $\overline{\text { PD Turn Off Time }}$ Input Leakage Current | Chip powered down <br> Chip enabled <br> Vout $=100 \mathrm{mV}$ p-p <br> Vout $=100 \mathrm{mV}$ p-p <br> $\overline{\mathrm{PD}}=+\mathrm{V}_{\mathrm{s}}$ <br> $\overline{\mathrm{PD}}=-\mathrm{V}_{\mathrm{s}}$ |  | $\begin{aligned} & \leq-4 \\ & \geq-3 \\ & 100 \\ & 20 \\ & 0.1 \\ & -2 \end{aligned}$ |  | V <br> ns <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Swing <br> Linear Output Current Short-Circuit Current Off Isolation | $R_{L} / /\left(R_{F}+R_{G}\right)=500 \Omega$, see Figure 43 <br> $R_{L} / /\left(R_{F}+R_{G}\right)=1 \mathrm{k} \Omega$, see Figure 43 <br> $\mathrm{f}=100 \mathrm{kHz}, \mathrm{SFDR}=-70 \mathrm{dBc}, \mathrm{R}_{\mathrm{L}}=150 \Omega$ <br> Sinking/sourcing $\mathrm{f}=1 \mathrm{MHz}, \overline{\mathrm{PD}}=-\mathrm{V}_{\mathrm{s}}$ | $\begin{aligned} & \pm 3.1 \\ & \pm 3.3 \end{aligned}$ | $\begin{aligned} & \pm 3.2 \\ & \pm 3.4 \\ & 8 \\ & 150 \\ & 80 \end{aligned}$ |  | V <br> V <br> mA <br> mA <br> dB |
| POWER SUPPLY <br> Operating Range Quiescent Current Per Amplifier <br> Positive Power Supply Rejection Ratio Negative Power Supply Rejection Ratio | $\begin{aligned} & \overline{\mathrm{PD}}=+\mathrm{V}_{\mathrm{s}} \\ & \overline{\mathrm{PD}}=-\mathrm{V}_{\mathrm{s}} \\ & +\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V} \text { to } 7 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-5 \mathrm{~V} \\ & +\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=-5 \mathrm{~V} \text { to }-7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 4.5 \\ & \\ & -95 \\ & -97 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 0.1 \\ & -100 \\ & -104 \end{aligned}$ | $\begin{aligned} & \pm 16.5 \\ & 8.4 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 36 V |
| Power Dissipation | See Figure 4 |
| Differential Mode Input Voltage | $\pm 1.5 \mathrm{~V}$ |
| Common-Mode Input Voltage | $\pm 11.4 \mathrm{~V}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\mathrm{JA}}$ is specified for the worst-case conditions; that is, $\theta_{\mathrm{JA}}$ is specified for a device soldered in the circuit board with its exposed paddle soldered to a pad on the PCB surface that is thermally connected to a copper plane, with zero airflow.

Table 4.

| Package Type | $\boldsymbol{\theta}_{\mathbf{J A}}$ | $\boldsymbol{\theta}_{\mathbf{\prime c}}$ | Unit |
| :--- | :--- | :--- | :--- |
| Single 8-Lead SOIC_N_EP on a 4-Layer Board | 47 | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Dual 8-Lead SOIC_N_EP on a 4-Layer Board | 42 | 29 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the ADA4898-1/ ADA4898-2 package is limited by the associated rise in junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) on the die. At approximately $150^{\circ} \mathrm{C}$, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ADA4898-1/ ADA4898-2. Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ for an extended period can result in changes in the silicon devices, potentially causing failure.

The power dissipated in the package $\left(\mathrm{P}_{\mathrm{D}}\right)$ is the sum of the quiescent power dissipation and the power dissipated in the package due to the output load drive. The quiescent power is the voltage between the supply pins ( $\mathrm{V}_{s}$ ) times the quiescent current ( $\mathrm{I}_{\mathrm{s}}$ ). The power dissipated due to the load drive depends upon the particular application. For each output, the power due to load drive is calculated by multiplying the load current by the associated voltage drop across the device. RMS voltages and currents must be used in these calculations.

Airflow increases heat dissipation, effectively reducing $\theta_{\mathrm{JA}}$. In addition, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes reduces the $\theta_{\mathrm{JA}}$. The exposed paddle on the underside of the package must be soldered to a pad on the PCB surface that is thermally connected to a copper plane to achieve the specified $\theta_{\mathrm{JA}}$.
Figure 4 shows the maximum power dissipation vs. the ambient temperature for the single and dual 8-lead SOIC_N_EP on a JEDEC standard 4-layer board, with its underside paddle soldered to a pad that is thermally connected to a PCB plane. $\theta_{\text {JA }}$ values are approximations.


Figure 4. Maximum Power Dissipation vs. Ambient Temperature

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## ADA4898-1/ADA4898-2

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 5. Single 8-Lead SOIC_N_EP Pin Configuration
Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | NC | No Connect. |
| 2 | - IN | Inverting Input. |
| 3 | + IN | Noninverting Input. |
| 4 | $-V_{s}$ | Negative Supply. |
| 5 | NC | No Connect. |
| 6 | Vout $^{7}$ | Output. |
| 7 | $+V_{s}$ | Positive Supply. |
| 8 | PD | Power Down Not. |
|  | EP | Exposed Pad. Can be connected to the negative supply $\left(-V_{s}\right)$ or can be left floating. |



Figure 6. Dual 8-Lead SOIC_N_EP Pin Configuration
Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | Vout1 | Output 1. |
| 2 | - IN1 | Inverting Input 1. |
| 3 | + IN1 | Noninverting Input 1. |
| 4 | - V $_{5}$ | Negative Supply. |
| 5 | + IN2 | Noninverting Input 2. |
| 6 | - IN2 | Inverting Input 2. |
| 7 | Vout2 | + V $_{\text {s }}$ |
| Output 2. |  |  |
| 8 | EP | Positive Supply. |
|  |  | Exposed Pad. Can be connected to the negative supply $\left(-V_{s}\right)$ or can be left floating. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. Small Signal Frequency Response for Various Gains


Figure 8. Small Signal Frequency Response for Various Loads


Figure 9. Small Signal Frequency Response for Various Temperatures


Figure 10. Large Signal Frequency Response for Various Gains


Figure 11. Large Signal Frequency Response for Various Loads


Figure 12. Large Signal Frequency Response for Various Temperatures


Figure 13. Small Signal Frequency Response for Various Supply Voltages


Figure 14. Small Signal Frequency Response for Various Capacitive Loads


Figure 15. Voltage Noise vs. Frequency


Figure 16. Large Signal Frequency Response for Various Supply Voltages


Figure 17.0.1 dB Flatness for Various Output Voltages


Figure 18. Input Current Noise vs. Frequency


Figure 19. Open-Loop Gain and Phase vs. Frequency


Figure 20. Harmonic Distortion vs. Frequency and Gain


Figure 21. Harmonic Distortion vs. Frequency and Loads


Figure 22. Harmonic Distortion vs. Output Amplitude


Figure 23. Harmonic Distortion vs. Frequency and Loads


Figure 24. Small Signal Transient Response for Various Capacitive Loads


Figure 25. Small Signal Transient Response for Various Gains


Figure 26. Large Signal Transient Response for Various Supply Voltages, $R_{L}=100 \Omega$


Figure 27. Settling Time


Figure 28. Large Signal Transient Response for Various Supply Voltages, $R_{L}=1 \mathrm{k} \Omega$


Figure 29. Large Signal Transient Response for Various Gains


Figure 30. Output Impedance vs. Frequency


Figure 31. Common-Mode Rejection Ratio (CMRR) vs. Frequency


Figure 32. $\overline{P D}$ Input to Output Isolation vs. Frequency


Figure 33. Power Supply Rejection Ratio (PSRR) vs. Frequency


Figure 34. Output Swing vs. Load, $G=+2$, Load $=R_{L} / /\left(R_{F}+R_{G}\right)$


Figure 35. Crosstalk vs. Frequency


Figure 36. Input Bias Current Distribution


Figure 37. Input Offset Voltage Distribution, $V_{S}= \pm 15 \mathrm{~V}$

## Data Sheet

## TEST CIRCUITS



Figure 38. Typical Noninverting Load Configuration


Figure 39. Positive Power Supply Rejection


Figure 40. Common-Mode Rejection


Figure 41. Typical Capacitive Load Configuration


Figure 42. Negative Power Supply Rejection


Figure 43.DC Test Circuit

## THEORY OF OPERATION

The ADA4898-1/ADA4898-2 are voltage feedback op amps that combine unity gain stability with $0.9 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ input noise. They employ a highly linear input stage that can maintain greater than -90 dBc (at $2 \mathrm{~V} \mathrm{p}-\mathrm{p}$ ) distortion out to 600 kHz while in a unity-gain configuration. This rare combination of unity gain stability, low input-referred noise, and extremely low distortion is the result of Analog Devices, Inc., proprietary op amp architecture and high voltage bipolar processing technology.
The simplified ADA4898-1/ADA4898-2 topology, shown in Figure 44, is a single gain stage with a unity-gain output buffer. It has over 100 dB of open-loop gain and maintains precision specifications, such as CMRR, PSRR, and offset, to levels that are normally associated with topologies having two or more gain stages.


## $\overline{\mathrm{PD}}$ (POWER-DOWN) PIN FOR THE ADA4898-1

The $\overline{\mathrm{PD}}$ pin saves power by decreasing the quiescent power dissipated in the device. It is very useful when power is an issue and the device does not need to be turned on at all times. The response of the device is rapid when going from power-down mode to full power operation mode. Note that PD does not put the output in a high-Z state, which means that the ADA4898-1/ ADA4898-2 are not recommended for use as multiplexers. Leaving the $\overline{\mathrm{PD}}$ pin floating keeps the amplifier in full power operation mode.

Table 7. Power-Down Voltage Control

| $\overline{\text { PD Pin }}$ | $\mathbf{+ 1 5} \mathrm{V}$ | $\mathbf{\pm 1 0} \mathrm{V}$ | $\mathbf{\pm 5} \mathrm{V}$ |
| :--- | :--- | :--- | :--- |
| Power-Down Mode | $\leq-14 \mathrm{~V}$ | $\leq-9 \mathrm{~V}$ | $\leq-4 \mathrm{~V}$ |

## APPLICATIONS INFORMATION

## HIGHER FEEDBACK RESISTOR GAIN OPERATION

The ADA4898-1/ADA4898-2 schematic for the noninverting gain configuration shown in Figure 45 is nearly a textbook example. The only exception is the feedback capacitor in parallel with the feedback resistor, $\mathrm{R}_{\mathrm{F}}$, but this capacitor is recommended only when using a large $\mathrm{R}_{\mathrm{F}}$ value ( $>300 \Omega$ ). Figure 46 shows the difference between using a $100 \Omega$ resistor and a $1 \mathrm{k} \Omega$ feedback resistor. Due to the high input capacitance in the ADA4898-1/ADA4898-2 when using a higher feedback resistor, more peaking appears in the closed-loop gain. Using the lower feedback resistor resolves this issue; however, when running at higher supplies ( $\pm 15 \mathrm{~V}$ ) with an $\mathrm{R}_{\mathrm{F}}$ of $100 \Omega$, the system draws a lot of extra current into the feedback network. To avoid this problem, a higher feedback resistor can be used with a feedback capacitor in parallel. Figure 46 shows the effect of placing a feedback capacitor in parallel with a larger $\mathrm{R}_{\mathrm{F}}$. In this gain-of- 2 configuration, $\mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{F}}=2.7 \mathrm{pF}$. When using $\mathrm{C}_{\mathrm{F}}$, the peaking drops from 6 dB to less than 2 dB .


Figure 45. Noninverting Gain Schematic


Figure 46. Small Signal Frequency Response for Various Feedback Impedances

## RECOMMENDED VALUES FOR VARIOUS GAINS

Table 8 provides a useful reference for determining various gains and associated performance. $\mathrm{R}_{\mathrm{F}}$ is set to $100 \Omega$ for gains greater than 1. A low feedback $R_{F}$ resistor value reduces peaking and minimizes the contribution to the overall noise performance of the amplifier.

Table 8. Gains and Recommended Resistor Values Associated with Them (Conditions: $V_{s}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{T}}=49.9 \Omega$ )

| Gain | RF( $\mathbf{\Omega}$ ) | $\mathbf{R G G}_{\mathbf{G}} \mathbf{( \Omega )}$ | $\begin{aligned} & \hline-3 \mathrm{~dB} \text { SS BW (MHz), } \\ & \mathrm{V}_{\text {out }}=100 \mathrm{mV} \mathrm{p}-\mathrm{p} \end{aligned}$ | Slew Rate ( $\mathrm{V} / \mu \mathrm{s}$ ), $V_{\text {out }}=2$ V Step | $\begin{aligned} & \text { ADA4898-1/ADA4898-2 } \\ & \text { Voltage Noise (nV/ل/Hz), RTO } \end{aligned}$ | Total System Noise (nV/VHz), RTO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| +1 | 0 | Not applicable | 65 | 55 | 0.9 | 1.29 |
| +2 | 100 | 100 | 30 | 50 | 1.8 | 3.16 |
| +5 | 100 | 24.9 | 9 | 45 | 4.5 | 7.07 |

## NOISE

To analyze the noise performance of an amplifier circuit, identify the noise sources, and then determine if each source has a significant contribution to the overall noise performance of the amplifier. To simplify the noise calculations, noise spectral densities were used rather than actual voltages to leave bandwidth out of the expressions. Noise spectral density, which is generally expressed in $n V / \sqrt{ } \mathrm{Hz}$, is equivalent to the noise in a 1 Hz bandwidth.

The noise model shown in Figure 47 has six individual noise sources: the Johnson noise of the three resistors, the op amp voltage noise, and the current noise in each input of the amplifier. Each noise source has its own contribution to the noise at the output. Noise is generally specified as referring to input (RTI), but it is often simpler to calculate the noise referred to the output (RTO) and then divide by the noise gain to obtain the RTI noise.


Figure 47. Op Amp Noise Analysis Model
All resistors have a Johnson noise that is calculated by

$$
\sqrt{(4 k B T R)}
$$

where:
$k$ is Boltzmann's constant ( $\left.1.38 \times 10^{-23} \mathrm{~J} / \mathrm{K}\right)$.
$B$ is the bandwidth in Hertz.
$T$ is the absolute temperature in Kelvin.
$R$ is the resistance in ohms.
A simple relationship that is easy to remember is that a $50 \Omega$ resistor generates a Johnson noise of $1 \mathrm{nV} / \sqrt{ } \mathrm{Hz}$ at $25^{\circ} \mathrm{C}$.
In applications where noise sensitivity is critical, care must be taken not to introduce other significant noise sources to the amplifier. Each resistor is a noise source. Attention to the following areas is critical to maintain low noise performance: design, layout, and component selection. A summary of noise performance for the amplifier and associated resistors is shown in Table 8.

## CIRCUIT CONSIDERATIONS

Careful and deliberate attention to detail when laying out the ADA4898-1/ADA4898-2 boards yields optimal performance. Power supply bypassing, parasitic capacitance, and component selection all contribute to the overall performance of the amplifier.

## PCB LAYOUT

Because the ADA4898-1/ADA4898-2 have small signal bandwidths of 65 MHz , it is essential that high frequency board layout techniques be employed. All ground and power planes under the pins of the ADA4898-1/ADA4898-2 should be cleared of copper to prevent the formation of parasitic capacitance between the input pins to ground and the output pins to ground. A single mounting pad on a SOIC footprint can add as much as 0.2 pF of capacitance to ground if the ground plane is not cleared from under the mounting pads.

## POWER SUPPLY BYPASSING

Power supply bypassing for the ADA4898-1/ADA4898-2 has been optimized for frequency response and distortion performance. Figure 45 shows the recommended values and location of the bypass capacitors. Power supply bypassing is critical for stability, frequency response, distortion, and PSR performance. The $0.1 \mu \mathrm{~F}$ capacitors shown in Figure 45 should be as close to the supply pins of the ADA4898-1/ADA4898-2 as possible. The $10 \mu \mathrm{~F}$ electrolytic capacitors should be adjacent to, but not necessarily close to, the $0.1 \mu \mathrm{~F}$ capacitors. The capacitor between the two supplies helps improve PSR and distortion performance. In some cases, additional paralleled capacitors can help improve frequency and transient response.

## GROUNDING

Ground and power planes should be used where possible. Ground and power planes reduce the resistance and inductance of the power planes and ground returns. The returns for the input and output terminations, bypass capacitors, and $\mathrm{R}_{\mathrm{G}}$ should all be kept as close to the ADA4898-1/ADA4898-2 as possible. The output load ground and the bypass capacitor grounds should be returned to the same point on the ground plane to minimize parasitic trace inductance, ringing, and overshoot and to improve distortion performance.
The ADA4898-1/ADA4898-2 package features an exposed paddle. For optimum electrical and thermal performance, solder this paddle to a negative supply plane.

## OUTLINE DIMENSIONS



## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Ordering Quantity |
| :--- | :--- | :--- | :--- | :--- |
| ADA4898-1YRDZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-1 | 98 |
| ADA4898-1YRDZ-R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N_EP | RD-8-1 | 1,000 |
| ADA4898-1YRDZ-RL | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N_EP | RD-8-1 | 2,500 |
| ADA4898-2YRDZ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8 -Lead SOIC_N_EP | RD-8-2 | 98 |
| ADA4898-2YRDZ-R7 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8-Lead SOIC_N_EP | RD-8-2 | 1,000 |
| ADA4898-2YRD-EBZ |  | Evaluation Board |  |  |

[^0]NOTES
Data Sheet
NOTES

## NOTES


[^0]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

