



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Low Power, Five Electrode Electrocardiogram (ECG) Analog Front End

Data Sheet

ADAS1000/ADAS1000-1/ADAS1000-2

FEATURES

- Biopotential signals in; digitized signals out
- 5 acquisition (ECG) channels and one driven lead
- Parallel ICs for up to 10+ electrode measurements
 - Master **ADAS1000** or **ADAS1000-1** used with slave **ADAS1000-2**
- AC and dc lead-off detection
- Internal pace detection algorithm on 3 leads
 - Support for user's own pace
- Thoracic impedance measurement (internal/external path)
- Selectable reference lead
- Scalable noise vs. power control, power-down modes
- Low power operation from
 - 11 mW (1 lead), 15 mW (3 leads), 21 mW (all electrodes)
- Lead or electrode data available
- Supports AAMI EC11:1991/(R)2001/(R)2007, AAMI EC38 R2007, EC13:2002/(R)2007, IEC60601-1 ed. 3.0 b:2005, IEC60601-2-25 ed. 2.0 :2011, IEC60601-2-27 ed. 2.0 b:2005, IEC60601-2-51 ed. 1.0 b: 2005
- Fast overload recovery
- Low or high speed data output rates
- Serial interface SPI-/QSPI™-/DSP-compatible
- 56-lead LFCSP package (9 mm × 9 mm)
- 64-lead LQFP package (10 mm × 10 mm body size)

APPLICATIONS

- ECG: monitor and diagnostic
 - Bedside patient monitoring, portable telemetry, Holter, AED, cardiac defibrillators, ambulatory monitors, pace maker programmer, patient transport, stress testing

GENERAL DESCRIPTION

The **ADAS1000/ADAS1000-1/ADAS1000-2** measure electrocardiac (ECG) signals, thoracic impedance, pacing artifacts, and lead-on/lead-off status and output this information in the form of a data frame supplying either lead/vector or electrode data at programmable data rates. Its low power and small size make it suitable for portable, battery-powered applications. The high performance also makes it suitable for higher end diagnostic machines.

The **ADAS1000** is a full-featured, 5-channel ECG including respiration and pace detection, while the **ADAS1000-1** offers only ECG channels with no respiration or pace features. Similarly, the **ADAS1000-2** is a subset of the main device and is configured for gang purposes with only the ECG channels enabled (no respiration, pace, or right leg drive).

The **ADAS1000/ADAS1000-1/ADAS1000-2** are designed to simplify the task of acquiring and ensuring quality ECG signals. They provide a low power, small data acquisition system for biopotential applications. Auxiliary features that aid in better quality ECG signal acquisition include multichannel averaged driven lead, selectable reference drive, fast overload recovery, flexible respiration circuitry returning magnitude and phase information, internal pace detection algorithm operating on three leads, and the option of ac or dc lead-off detection. Several digital output options ensure flexibility when monitoring and analyzing signals. Value-added cardiac post processing is executed externally on a DSP, microprocessor, or FPGA.

Because ECG systems span different applications, the **ADAS1000/ADAS1000-1/ADAS1000-2** feature a power/noise scaling architecture where the noise can be reduced at the expense of increasing power consumption. Signal acquisition channels can be shut down to save power. Data rates can be reduced to save power.

To ease manufacturing tests and development as well as offer holistic power-up testing, the **ADAS1000/ADAS1000-1/ADAS1000-2** offer a suite of features, such as dc and ac test excitation via the calibration DAC and cyclic redundancy check (CRC) redundancy testing, in addition to readback of all relevant register address space.

The input structure is a differential amplifier input, thereby allowing users a variety of configuration options to best suit their application.

The **ADAS1000/ADAS1000-1/ADAS1000-2** are available in two package options, a 56-lead LFCSP package and a 64-lead LQFP package. Both packages are specified over a -40°C to +85°C temperature range.

Rev. B

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2012–2014 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

Features	1	Pacing Artifact Detection Function (ADAS1000 Only)	42
Applications	1	Biventricular Pacers	45
General Description	1	Pace Detection Measurements	45
Revision History	3	Evaluating Pace Detection Performance	45
Functional Block Diagram	4	Pace Width	45
Specifications	5	Pace Latency	45
Noise Performance	9	Pace Detection via Secondary Serial Interface (ADAS1000 and ADAS1000-1 Only)	45
Timing Characteristics	10	Filtering	46
Absolute Maximum Ratings	13	Voltage Reference	47
Thermal Resistance	13	Gang Mode Operation	47
ESD Caution	13	Interfacing in Gang Mode	49
Pin Configurations and Function Descriptions	14	Serial Interfaces	50
Typical Performance Characteristics	18	Standard Serial Interface	50
Applications Information	25	Secondary Serial Interface	54
Overview	25	RESET	54
ECG Inputs—Electrodes/Leads	28	PD Function	54
ECG Channel	29	SPI Output Frame Structure (ECG and Status Data)	55
Electrode/Lead Formation and Input Stage Configuration ..	30	SPI Register Definitions and Memory Map	56
Defibrillator Protection	34	Control Registers Details	57
ESIS Filtering	34	Examples of Interfacing to the ADAS1000	74
ECG Path Input Multiplexing	34	Software Flowchart	77
Common-Mode Selection and Averaging	35	Power Supply, Grounding, and Decoupling Strategy	78
Wilson Central Terminal (WCT)	36	AVDD	78
Right Leg Drive/Reference Drive	36	ADCVDD and DVDD Supplies	78
Calibration DAC	37	Unused Pins/Paths	78
Gain Calibration	37	Layout Recommendations	78
Lead-Off Detection	37	Outline Dimensions	79
Shield Driver	38	Ordering Guide	80
Respiration (ADAS1000 Model Only)	38		
Evaluating Respiration Performance	41		
Extend Switch On Respiration Paths	41		

REVISION HISTORY**6/14—Rev. A to Rev. B**

Moved Revision History	3
Change to AC Lead-Off, Frequency Range Parameter, Table 2 ..	7
Changes to Figure 17	18
Changes to Figure 40 and Figure 41	22
Changes to ECG Channel Section	29
Replaced Figure 57	30
Added Figure 58, Figure 59, Figure 60, Figure 61, and Figure 62; Renumbered Sequentially	31
Deleted Figure 63, Figure 64, and Figure 65; Renumbered Sequentially	35
Change to Figure 65, Figure 66, and Figure 67	35
Changes to Lead-Off Detection Section, Added Figure 68; Renumbered Sequentially	37
Changes to Respiration (ADAS1000 Model Only) Section and Figure 69, Figure 70, and Figure 71; Added Table 13 and Table 14; Renumbered Sequentially	39
Changes to Pacing Artifact Detection Function (ADAS1000 Only) Section	42
Changes to Evaluating Pace Detection Performance Section ...	45
Added Pace Width Section	45
Changes to Standard Serial Interface Section	50
Changes to Data Ready ($\overline{\text{DRDY}}$) Section	52
Changes to Secondary Serial Interface Section and Table 25	54
Change to Bit 3, Table 28	57
Changes to Table 43	67
Change to Table 45	68
Changes to Table 50	70
Changes to Table 52	71
Changes to Table 53	72

1/13—Rev. 0 to Rev. A

Changes to Features Section	1
Changes to Table 1	3
Changes to Excitation Current, Test Conditions/Comments, Table 2	5
Added Table 3; Renumbered Sequentially	9
Changes to Respiration (ADAS1000 Model Only) Section, Figure 66, and Internal Respiration Capacitors Section	37
Changes to Figure 67	38
Changes to Figure 68	39
Added Evaluating Pace Detection Performance Section	43
Added Table 15	47
Changes to Clocks Section	51
Changes to RESPAMP Name, Function, Table 28	57
Changes to Bits[14:9], Function, Table 30	59
Changes to Ordering Guide	78

8/12—Revision 0: Initial Version




Figure 1. ADAS1000 Full Featured Model

Table 1. Overview of Features Available from ADAS1000 Generics

Generic ¹	ECG	Operation	Right Leg Drive	Respiration	Pace Detection	Shield Driver	Master Interface ²	Package Option
ADAS1000	5 ECG channels	Master/slave	Yes	Yes	Yes	Yes	Yes	LFCSP, LQFP
ADAS1000-1	5 ECG channels	Master/slave	Yes			Yes	Yes	LFCSP
ADAS1000-2	5 ECG channels	Slave						LFCSP, LQFP
ADAS1000-3	3 ECG channels	Master/slave	Yes			Yes	Yes	LFCSP, LQFP
ADAS1000-4	3 ECG channels	Master/slave	Yes	Yes	Yes	Yes	Yes	LFCSP, LQFP

¹ The ADAS1000-2 is a companion device for increased channel count purposes. It has a subset of features and is not intended for standalone use. It can be used in conjunction with any master device.

² Master interface is provided for users wishing to utilize their own digital pace algorithm; see the Secondary Serial Interface section.

SPECIFICATIONS

AVDD = 3.3 V ± 5%, IOVDD = 1.65 V to 3.6 V, AGND = DGND = 0 V, REFIN tied to REFOUT, externally supplied crystal/clock = 8.192 MHz. Decoupling for reference and supplies as noted in the Power Supply, Grounding, and Decoupling Strategy section. T_A = -40°C to +85°C, unless otherwise noted. Typical specifications are mean values at T_A = 25°C.

For specified performance, internal ADCVDD and DVDD linear regulators have been used. They may be supplied from external regulators. ADCVDD = 1.8 V ± 5%, DVDD = 1.8 V ± 5%.

Front-end gain settings: GAIN 0 = ×1.4, GAIN 1 = ×2.1, GAIN 2 = ×2.8, GAIN 3 = ×4.2.

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
ECG CHANNEL					These specifications apply to the following pins: ECG1_LA, ECG2_LL, ECG3_RA, ECG4_V1, ECG5_V2, CM_IN (CE mode), EXT_RESP_xx pins when used in extend switch mode
Electrode Input Range					Independent of supply
	0.3	1.3	2.3	V	GAIN 0 (gain setting ×1.4)
	0.63	1.3	1.97	V	GAIN 1 (gain setting ×2.1)
	0.8	1.3	1.8	V	GAIN 2 (gain setting ×2.8)
	0.97	1.3	1.63	V	GAIN 3 (gain setting ×4.2)
Input Bias Current	-40	±1	+40	nA	Relates to each electrode input; over operating range; dc and ac lead-off are disabled
Input Offset	-200		+200	nA	AGND to AVDD
		-7		mV	Electrode/vector mode with VCM = VCM_REF GAIN 3
		-7		mV	GAIN 2
		-15		mV	GAIN 1
		-22		mV	GAIN 0
Input Offset Tempco ¹		±2		μV/°C	
Input Amplifier Input Impedance ²		1 10		GΩ pF	At 10 Hz
CMRR ²	105	110		dB	51 kΩ imbalance, 60 Hz with ±300 mV differential dc offset; per AAMI/IEC standards; with driven leg loop closed
Crosstalk ¹		80		dB	Between channels
Resolution ²		19		Bits	Electrode/vector mode, 2 kHz data rate, 24-bit data-word
		18		Bits	Electrode/vector mode, 16 kHz data rate, 24-bit data-word
		16		Bits	Electrode/analog lead mode, 128 kHz data rate, 16-bit data-word
Integral Nonlinearity Error		30		ppm	GAIN 0; all data rates
Differential Nonlinearity Error		5		ppm	GAIN 0
Gain ²					Referred to input. $(2 \times VREF)/Gain/(2^N - 1)$; applies after factory calibration; user calibration adjusts this number
GAIN 0 (×1.4)		4.9		μV/LSB	At 19-bit level in 2 kHz data rate
		9.81		μV/LSB	At 18-bit level in 16 kHz data rate
		39.24		μV/LSB	At 16-bit level in 128 kHz data rate
GAIN 1 (×2.1)		3.27		μV/LSB	At 19-bit level in 2 kHz data rate
		6.54		μV/LSB	At 18-bit level in 16 kHz data rate
		26.15		μV/LSB	At 16-bit level in 128 kHz data rate
GAIN 2 (×2.8)		2.45		μV/LSB	At 19-bit level in 2 kHz data rate
		4.9		μV/LSB	At 18-bit level in 16 kHz data rate
		19.62		μV/LSB	At 16-bit level in 128 kHz data rate
GAIN 3 (×4.2)		1.63		μV/LSB	No factory calibration for this gain setting
		3.27		μV/LSB	At 19-bit level in 2 kHz data rate
		13.08		μV/LSB	At 18-bit level in 16 kHz data rate
				μV/LSB	At 16-bit level in 128 kHz data rate
Gain Error	-1	+0.01	+1	%	GAIN 0 to GAIN 2, factory calibrated; programmable user or factory calibration option enables; factory gain calibration applies only to standard ECG interface
	-2	+0.1	+2	%	GAIN 3 setting, no factory calibration for this gain

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
Gain Matching	-0.1	+0.02	+0.1	%	GAIN 0 to GAIN 2
	-0.5	+0.1	+0.5	%	GAIN 3
Gain Tempco ¹		25		ppm/°C	
Input Referred Noise ¹					GAIN 2, 2 kHz data rate, see Table 4
Analog Lead Mode		6		μV p-p	0.5 Hz to 40 Hz; high performance mode
		10		μV p-p	0.05 Hz to 150 Hz; high performance mode
		12		μV p-p	0.05 Hz to 150 Hz; low power mode
Electrode Mode		11		μV p-p	0.05 Hz to 150 Hz; high performance mode
		12		μV p-p	0.05 Hz to 150 Hz; low power mode
Digital Lead Mode		14		μV p-p	0.05 Hz to 150 Hz; high performance mode
		16		μV p-p	0.05 Hz to 150 Hz; low power mode
Power Supply Sensitivity ²		100		dB	At 120 Hz
Analog Channel Bandwidth ¹		65		kHz	
Dynamic Range ¹		104		dB	GAIN 0, 2 kHz data rate, -0.5 dBFS input signal, 10 Hz
Signal-to-Noise Ratio ¹		100		dB	-0.5 dB FS input signal
COMMON-MODE INPUT					CM_IN pin
Input Voltage Range	0.3		2.3	V	
Input Impedance ²		1 10		GΩ pF	
Input Bias Current	-40	±1	+40	nA	Over operating range; dc and ac lead-off disabled
	-200		+200	nA	AGND to AVDD
COMMON-MODE OUTPUT					CM_OUT pin
VCM_REF	1.28	1.3	1.32	V	Internal voltage; independent of supply
Output Voltage, VCM	0.3	1.3	2.3	V	No dc load
Output Impedance ¹		0.75		kΩ	Not intended to drive current
Short Circuit Current ¹		4		mA	
Electrode Summation Weighting Error ²		1		%	Resistor matching error
RESPIRATION FUNCTION (ADAS1000 ONLY)					These specifications apply to the following pins: EXT_RESP_LA, EXT_RESP_LL, EXT_RESP_RA and selected internal respiration paths (Lead I, Lead II, Lead III)
Input Voltage Range	0.3		2.3	V	AC-coupled, independent of supply
Input Voltage Range (Linear Operation)		1.8/gain		V p-p	Programmable gain (10 states)
Input Bias Current	-10	±1	+10	nA	Applies to EXT_RESP_xx pins over AGND to AVDD
Input Referred Noise ¹		0.85		μV rms	
Frequency ²		46.5 to 64		kHz	Programmable frequency, see Table 30
Excitation Current					Respiration drive current corresponding to differential voltage programmed by RESPAMP bits in RESPCTL register. Internal respiration mode, cable 5 kΩ/200 pF, 1.2 kΩ chest impedance
		64		μA p-p	Drive Range A
		32		μA p-p	Drive Range B ²
		16		μA p-p	Drive Range C ²
		8		μA p-p	Drive Range D ²
Resolution ²		24		bits	Update rate 125 Hz
Measurement Resolution ¹		0.2		Ω	Cable <5 kΩ/200 pF per electrode, body resistance modeled as 1.2 kΩ
		0.02		Ω	No cable impedance, body resistance modeled as 1.2 kΩ
In-Amp Gain ¹		1 to 10			Digitally programmable in steps of 1
Gain Error			1	%	LSB weight for GAIN 0 setting
Gain Tempco ¹		25		ppm/C	
RIGHT LEG DRIVE/DRIVEN LEAD (ADAS1000/ADAS1000-1 ONLY)					
Output Voltage Range	0.2		AVDD - 0.2	V	
RLD_OUT Short Circuit Current	-5	±2	+5	mA	External protection resistor required to meet regulatory patient current limits; output shorted to AVDD/AGND
Closed-Loop Gain Range ²	25			V/V	
Slew Rate ²		200		mV/ms	
Input Referred Noise ¹		8		μV p-p	0.05 Hz to 150 Hz
Amplifier GBP ²		1.5		MHz	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DC LEAD-OFF					Internal current source, pulls up open ECG pins; programmable in 10 nA steps: 10 nA to 70 nA
Lead-Off Current Accuracy		±10		%	Of programmed value
High Threshold Level ¹		2.4		V	Inputs are compared to threshold levels; if inputs exceed levels, lead-off flag is raised
Low Threshold Level ¹		0.2		V	
Threshold Accuracy		25		mV	
AC LEAD-OFF					Programmable in 4 steps: 12.5 nA rms, 25 nA rms, 50 nA rms, 100 nA rms
Frequency Range		2.039		kHz	Fixed frequency
Lead-Off Current Accuracy		±10		%	Of programmed value, measured into low impedance
REFIN					
Input Range ²	1.76	1.8	1.84	V	Channel gain scales directly with REFIN
Input Current		113		μA	Per active ADC
	450	675	950	μA	5 ECG channels and respiration enabled
REFOUT					On-chip reference voltage for ADC; not intended to drive other components reference inputs directly, must be buffered externally
Output Voltage, VREF	1.785	1.8	1.815	V	
Reference Tempco ¹		±10		ppm/°C	
Output Impedance ²		0.1		Ω	
Short Circuit Current ¹		4.5		mA	Short circuit to ground
Voltage Noise ¹		33		μV p-p	0.05 Hz to 150 Hz (ECG band)
		17		μV p-p	0.05 Hz to 5 Hz (respiration)
CALIBRATION DAC					Available on CAL_DAC_IO (output for master, input for slave)
DAC Resolution		10		Bits	
Full-Scale Output Voltage	2.64	2.7	2.76	V	No load, nominal FS output is 1.5 × REFOUT
Zero-Scale Output Voltage	0.24	0.3	0.36	V	No load
DNL	-1		+1	LSB	
Output Series Resistance ²		10		kΩ	Not intended to drive low impedance load, used for slave CAL_DAC_IO configured as an input
Input Current		±5		nA	When used as input
CALIBRATION DAC TEST TONE					
Output Voltage	0.9	1	1.1	mV p-p	Rides on common-mode voltage, VCM_REF = 1.3 V
Square Wave		1		Hz	
Low Frequency Sine Wave		10		Hz	
High Frequency Sine Wave		150		Hz	
SHIELD DRIVER (ADAS1000/ ADAS1000-1 ONLY)					
Output Voltage Range	0.3		2.3	V	Rides on common-mode voltage, VCM
Gain		1		V/V	
Offset Voltage	-20		+20	mV	
Short Circuit Current		15	25	μA	Output current limited by internal series resistance
Stable Capacitive Load ²			10	nF	
CRYSTAL OSCILLATOR					Applied to XTAL1 and XTAL2
Frequency ²		8.192		MHz	
Start-Up Time ²		15		ms	Internal startup
CLOCK_IO					External clock source supplied to CLK_IO; this pin is configured as an input when the device is programmed as a slave
Operating Frequency ²		8.192		MHz	
Input Duty Cycle ²	20		80	%	
Output Duty Cycle ²		50		%	
DIGITAL INPUTS					Applies to all digital inputs
Input Low Voltage, V _{IL}			0.3 × IOVDD	V	
Input High Voltage, V _{IH}	0.7 × IOVDD			V	
Input Current, I _{IH} , I _{IL}	-1		+1	μA	
	-20		+20	μA	RESET has an internal pull-up
Pin Capacitance ²		3		pF	

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
DIGITAL OUTPUTS					
Output Low Voltage, V_{OL}			0.4	V	$I_{SINK} = 1 \text{ mA}$
Output High Voltage, V_{OH}	IOVDD – 0.4			V	$I_{SOURCE} = -1 \text{ mA}$
Output Rise/Fall Time		4		ns	Capacitive load = 15 pF, 20% to 80%
DVDD REGULATOR					
Output Voltage	1.75	1.8	1.85	V	Internal 1.8 V regulator for DVDD
Available Current ¹		1		mA	Droop < 10 mV; for external device loading purposes
Short Circuit Current limit		40		mA	
ADCVDD REGULATOR					
Output Voltage	1.75	1.8	1.85	V	Internal 1.8 V regulator for ADCVDD; not recommended as a supply for other circuitry
Short Circuit Current Limit		40		mA	
POWER SUPPLY RANGES²					
AVDD	3.15	3.3	5.5	V	If applied by external 1.8 V regulator If applied by external 1.8 V regulator
IOVDD	1.65		3.6	V	
ADCVDD	1.71	1.8	1.89	V	
DVDD	1.71	1.8	1.89	V	
POWER SUPPLY CURRENTS					
AVDD Standby Current		785	975	μA	
IOVDD Standby Current		1	60	μA	
EXTERNALLY SUPPLIED ADCVDD AND DVDD					
AVDD Current		3.4	6.25	mA	High performance mode
		3.1	5.3	mA	Low performance mode
		4.25	6.3	mA	High performance mode, respiration enabled
ADCVDD Current		6.2	9	mA	High performance mode
		4.7	6.5	mA	Low performance mode
		7	9	mA	High performance mode, respiration enabled
DVDD Current		2.7	5	mA	High performance mode
		1.4	3.5	mA	Low performance mode
		3.4	5.5	mA	High performance mode, respiration enabled
INTERNALLY SUPPLIED ADCVDD AND DVDD					
AVDD Current		12.5	15.3	mA	High performance mode
		9.4	12.4	mA	Low performance mode
		14.8	17.3	mA	High performance mode, respiration enabled
POWER DISSIPATION					
Externally Supplied ADCVDD and DVDD³					
All 5 Input Channels and RLD		27		mW	High performance (low noise)
		21		mW	Low power mode
Internally Supplied ADCVDD and DVDD					
All 5 Input Channels and RLD		41		mW	High performance (low noise)
		31		mW	Low power mode
OTHER FUNCTIONS⁴					
Power Dissipation					
Respiration		7.6		mW	
Shield Driver		150		μW	

¹ Guaranteed by characterization, not production tested.

² Guaranteed by design, not production tested.

³ ADCVDD and DVDD can be powered from an internal LDO or, alternatively, can be powered from external 1.8 V rail, which may result in a lower power solution.

⁴ Pace is a digital function and incurs no power penalty.

NOISE PERFORMANCE

Table 3. Typical Input Referred Noise over 0.5 Second Window ($\mu\text{V p-p}$)¹

Mode	Data Rate ²	GAIN 0 ($\times 1.4$) $\pm 1 \text{ VCM}$	GAIN 1 ($\times 2.1$) $\pm 0.67 \text{ VCM}$	GAIN 2 ($\times 2.8$) $\pm 0.5 \text{ VCM}$	GAIN 3 ($\times 4.2$) $\pm 0.3 \text{ VCM}$
Analog Lead Mode ³ High Performance Mode	2 kHz (0.5 Hz to 40 Hz)	8	6	5	4
	2 kHz (0.05 Hz to 150 Hz)	14	11	9	7.5

¹ Typical values measured at 25°C, not subject to production test.

² Data gathered using the 2 kHz packet/frame rate is measured over 0.5 seconds. The ADAS1000 internal programmable low-pass filter is configured for either 40 Hz or 150 Hz bandwidth. The data is gathered and post processed using a digital filter of either 0.05 Hz or 0.5 Hz to provide data over noted frequency bands.

³ Analog lead mode as shown in Figure 58.

Table 4. Typical Input Referred Noise ($\mu\text{V p-p}$)¹

Mode	Data Rate ²	GAIN 0 ($\times 1.4$) $\pm 1 \text{ VCM}$	GAIN 1 ($\times 2.1$) $\pm 0.67 \text{ VCM}$	GAIN 2 ($\times 2.8$) $\pm 0.5 \text{ VCM}$	GAIN 3 ($\times 4.2$) $\pm 0.3 \text{ VCM}$		
Analog Lead Mode ³ High Performance Mode	2 kHz (0.5 Hz to 40 Hz)	12	8.5	6	5		
	2 kHz (0.05 Hz to 150 Hz)	20	14.5	10	8.5		
	2 kHz (0.05 Hz to 250 Hz)	27	18	14.5	10.5		
	2 kHz (0.05 Hz to 450 Hz)	33.5	24	19	13.5		
	16 kHz	95	65	50	39		
	128 kHz	180	130	105	80		
	Low Power Mode	2 kHz (0.5 Hz to 40 Hz)	13	9.5	7.5	5.5	
		2 kHz (0.05 Hz to 150 Hz)	22	15.5	12	9	
16 kHz		110	75	59	45		
128 kHz		215	145	116	85		
Electrode Mode ⁴ High Performance Mode	2 kHz (0.5 Hz to 40 Hz)	13	9.5	8	5.5		
	2 kHz (0.05 Hz to 150 Hz)	21	15	11	9		
	2 kHz (0.05 Hz to 250 Hz)	26	19	15.5	11.5		
	2 kHz (0.05 Hz to 450 Hz)	34.5	25	20.5	14.5		
	16 kHz	100	70	57	41		
	128 kHz	190	139	110	85		
	Low Power Mode	2 kHz (0.5 Hz to 40 Hz)	14	9.5	7.5	5.5	
		2 kHz (0.05 Hz to 150 Hz)	22	15.5	12	9.5	
		16 kHz	110	75	60	45	
		128 kHz	218	145	120	88	
		Digital Lead Mode ^{5,6} High Performance Mode	2 kHz (0.5 Hz to 40 Hz)	16	11	9	6.5
			2 kHz (0.05 Hz to 150 Hz)	25	19	15	10
2 kHz (0.05 Hz to 250 Hz)	34		23	18	13		
2 kHz (0.05 Hz to 450 Hz)	46		31	24	17.5		
16 kHz	130		90	70	50		
Low Power Mode	2 kHz (0.5 Hz to 40 Hz)		18	12.5	10	7	
	2 kHz (0.05 Hz to 150 Hz)		30	21	16	11	
	16 kHz		145	100	80	58	

¹ Typical values measured at 25°C, not subject to production test.

² Data gathered using the 2 kHz packet/frame rate is measured over 20 seconds. The ADAS1000 internal programmable low-pass filter is configured for either 40 Hz or 150 Hz bandwidth. The data is gathered and post processed using a digital filter of either 0.05 Hz or 0.5 Hz to provide data over noted frequency bands.

³ Analog lead mode as shown in Figure 58.

⁴ Single-ended input electrode mode as shown in Figure 61. Electrode mode refers to common electrode A, common electrode B, and single-ended input electrode configurations. See Electrode/Lead Formation and Input Stage Configuration section.

⁵ Digital lead mode as shown in Figure 59.

⁶ Digital lead mode is available in 2 kHz and 16 kHz data rates.

TIMING CHARACTERISTICS

Standard Serial Interface

AVDD = 3.3 V ± 5%, IOVDD = 1.65 V to 3.6 V, AGND = DGND = 0 V, REFIN tied to REFOUT, externally supplied crystal/clock = 8.192 MHz. T_A = -40°C to +85°C, unless otherwise noted. Typical specifications are mean values at T_A = 25°C.

Table 5.

Parameter ¹	IOVDD			Unit	Description
	3.3 V	2.5 V	1.8 V		
Output Rate ²	2		128	kHz	Across specified IOVDD supply range; three programmable output data rates available as configured in FRMCTL register (see Table 37) 2 kHz, 16 kHz, 128 kHz; use skip mode for slower rates
SCLK Cycle Time	25	40	50	ns min	See Table 21 for details on SCLK vs. packet data rates
t _{CSSA}	8.5	9.5	12	ns min	\overline{CS} valid setup time to rising SCLK
t _{CSHA}	3	3	3	ns min	\overline{CS} valid hold time to rising SCLK
t _{CH}	8	8	8	ns min	SCLK high time
t _{CL}	8	8	8	ns min	SCLK low time
t _{DO}	8.5	11.5	20	ns typ	SCLK falling edge to SDO valid delay; SDO capacitance of 15 pF
	11	19	24	ns max	
t _{DS}	2	2	2	ns min	SDI valid setup time from SCLK rising edge
t _{DH}	2	2	2	ns min	SDI valid hold time from SCLK rising edge
t _{CSSD}	2	2	2	ns min	\overline{CS} valid setup time from SCLK rising edge
t _{CSHD}	2	2	2	ns min	\overline{CS} valid hold time from SCLK rising edge
t _{CSW}	25	40	50	ns min	\overline{CS} high time between writes (if used). Note that \overline{CS} is an optional input, it may be tied permanently low. See a full description in the Serial Interfaces section.
t _{DRDY_CS²}	0	0	0	ns min	DRDY to \overline{CS} setup time
t _{CSO}	6	7	9	ns typ	Delay from \overline{CS} assert to SDO active
\overline{RESET} Low Time ²	20	20	20	ns min	Minimum pulse width; \overline{RESET} is edge triggered

¹ Guaranteed by characterization, not production tested.

² Guaranteed by design, not production tested.




Figure 2. Data Read and Write Timing Diagram (CPHA = 1, CPOL = 1)

09660-002




Figure 3. Starting Read Frame Data (CPHA = 1, CPOL = 1)

09860-003




Figure 4. Data Read and Write Timing Diagram (CPHA = 0, CPOL = 0)

09860-004

Secondary Serial Interface (Master Interface for Customer-Based Digital Pace Algorithm) ADAS1000/ADAS1000-1 Only


AVDD = 3.3 V ± 5%, IOVDD = 1.65 V to 3.6 V, AGND = DGND = 0 V, REFIN tied to REFOUT, externally supplied crystal/clock = 8.192 MHz. T_A = -40°C to +85°C, unless otherwise noted. Typical specifications are mean values at T_A = 25°C. The following timing specifications apply for the master interface when ECGCTL register is configured for high performance mode (ECGCTL[3] = 1), see Table 28.

Table 6.

Parameter ¹	Min	Typ	Max	Unit	Description
Output Frame Rate ²		128		kHz	All five 16-bit ECG data-words are available at frame rate of 128 kHz only
f _{SCLK} ²		2.5 × crystal frequency		MHz	Crystal frequency = 8.192 MHz
t _{MCSSA}		24.4		ns	$\overline{\text{MCS}}$ valid setup time
t _{MDO}		0		ns	MSCLK rising edge to MSDO valid delay
t _{MCSHD}		48.8		ns	$\overline{\text{MCS}}$ valid hold time from MSCLK falling edge
t _{MCSW}		2173		ns	$\overline{\text{MCS}}$ high time, SPIFW = 0, $\overline{\text{MCS}}$ asserted for entire frame as shown in Figure 5, and configured in Table 33
		2026		ns	$\overline{\text{MCS}}$ high time, SPIFW = 1, $\overline{\text{MCS}}$ asserted for each word in frame as shown in Figure 6 and configured in Table 33


¹ Guaranteed by characterization, not production tested.

² Guaranteed by design, not production tested.



*SPIFW = 0 PROVIDES $\overline{\text{MCS}}$ FOR EACH FRAME, SCLK STAYS HIGH FOR 1/2 MSCLK CYCLE BETWEEN EACH WORD.

Figure 5. Data Read and Write Timing Diagram for SPIFW = 0, Showing Entire Packet of Data (Header, 5 ECG Words, and CRC Word)



*SPIFW = 1 PROVIDES $\overline{\text{MCS}}$ FOR EACH FRAME, SCLK STAYS HIGH FOR 1 MSCLK CYCLE BETWEEN EACH WORD.

Figure 6. Data Read and Write Timing Diagram for SPIFW = 1, Showing Entire Packet of Data (Header, 5 ECG Words, and CRC Word)

ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
AVDD to AGND	−0.3 V to +6 V
IOVDD to DGND	−0.3 V to +6 V
ADCVDD to AGND	−0.3 V to +2.5 V
DVDD to DGND	−0.3 V to +2.5 V
REFIN/REFOUT to REFGND	−0.3 V to +2.1 V
ECG and Analog Inputs to AGND	−0.3 V to AVDD + 0.3 V
Digital Inputs to DGND	−0.3 V to IOVDD + 0.3 V
REFIN to ADCVDD	ADCVDD + 0.3 V
AGND to DGND	−0.3 V to + 0.3 V
REFGND to AGND	−0.3 V to + 0.3 V
ECG Input Continuous Current	±10 mA
Storage Temperature Range	−65°C to +125°C
Operating Junction Temperature Range	−40°C to +85°C
Reflow Profile	J-STD 20 (JEDEC)
Junction Temperature	150°C max
ESD	
HBM	2500 V
FICDM	1000 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 8. Thermal Resistance¹

Package Type	θ_{JA}	Unit
56-Lead LFCSP	35	°C/W
64-Lead LQFP	42.5	°C/W


¹ Based on JEDEC standard 4-layer (2S2P) high effective thermal conductivity test board (JESD51-7) and natural convection.

ESD CAUTION




ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.


Figure 7. ADAS1000 64-Lead LQFP Pin Configuration



NOTES
1. THE EXPOSED PADDLE IS ON THE TOP OF THE PACKAGE; IT IS CONNECTED TO THE MOST NEGATIVE POTENTIAL, AGND.

09660-006


Figure 8. ADAS1000 56-Lead LFCSP Pin Configuration



NOTES
1. THE EXPOSED PADDLE IS ON THE TOP OF THE PACKAGE; IT IS CONNECTED TO THE MOST NEGATIVE POTENTIAL, AGND.

09660-006


Figure 9. ADAS1000-1 56-Lead LFCSP Pin Configuration



NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.

Figure 10. ADAS1000-2 Companion 64-Lead LQFP Pin Configuration

09660-010



NOTES
1. THE EXPOSED PADDLE IS ON THE TOP OF THE PACKAGE; IT IS CONNECTED TO THE MOST NEGATIVE POTENTIAL, AGND.
2. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.

Figure 11. ADAS1000-2 Companion 56-Lead LFCSP Pin Configuration

09660-009

Table 9. Pin Function Descriptions

ADAS1000		ADAS1000-1	ADAS1000-2		Mnemonic	Description
LQFP	LFCSP	LFCSP	LQFP	LFCSP		
18, 23, 58, 63	15, 20, 51, 56	15, 20, 51, 56	18, 23, 58, 63	15, 20, 51, 56	AVDD	Analog Supply. See recommendations for bypass capacitors in the Power Supply, Grounding, and Decoupling Strategy section.
35, 46	30, 41	30, 41	35, 46	30, 41	IOVDD	Digital Supply for Digital Input/Output Voltage Levels. See recommendations for bypass capacitors in the Power Supply, Grounding, and Decoupling Strategy section.
26, 55	23, 48	23, 48	26, 55	23, 48	ADCVDD	Analog Supply for ADC. There is an on-chip linear regulator providing the supply voltage for the ADCs. This pin is primarily provided for decoupling purposes; however, the pin may also be supplied by an external 1.8 V supply if the user wants to use a more efficient supply to minimize power dissipation. In this case, use the VREG_EN pin tied to ground to disable the ADCVDD and DVDD regulators. Do not use the ADCVDD to supply other functions. See recommendations for bypass capacitors in the Power Supply, Grounding, and Decoupling Strategy section.
30, 51	27, 44	27, 44	30, 51	27, 44	DVDD	Digital Supply. There is an on-chip linear regulator providing the supply voltage for the digital core. This pin is primarily provided for decoupling purposes; however, the pin can also be overdriven, supplied by an external 1.8 V supply if the user wants to use a more efficient supply to minimize power dissipation. In this case, use the VREG_EN pin tied to ground to disable the ADCVDD and DVDD regulators. See recommendations for bypass capacitors in the Power Supply, Grounding, and Decoupling Strategy section.
2, 15, 24, 25, 56, 57	1, 14, 21, 22, 49, 50	1, 14, 21, 22, 49, 50	2, 15, 24, 25, 56, 57	1, 14, 21, 22, 49, 50	AGND	Analog Ground.
31, 34, 40, 47, 50	28, 29, 36, 42, 43	28, 29, 36, 42, 43	31, 34, 40, 47, 50	28, 29, 36, 42, 43	DGND	Digital Ground.
59	19	19	59	19	VREG_EN	Enables or disables the internal voltage regulators used for ADCVDD and DVDD. Tie this pin to AVDD to enable or tie this pin to ground to disable the internal voltage regulators.
10	6	6			ECG1_LA	Analog Input, Left Arm (LA).
11	5	5			ECG2_LL	Analog Input, Left Leg (LL).
12	4	4			ECG3_RA	Analog Input, Right Arm (RA).
13	3	3			ECG4_V1	Analog Input, Chest Electrode 1 or Auxiliary Biopotential Input (V1).
14	2	2			ECG5_V2	Analog Input, Chest Electrode 2 or Auxiliary Biopotential Input (V2).

ADAS1000		ADAS1000-1	ADAS1000-2		Mnemonic	Description
LQFP	LFCSP	LFCSP	LQFP	LFCSP		
			10	6	ECG1	Analog Input 1.
			11	5	ECG2	Analog Input 2.
			12	4	ECG3	Analog Input 3.
			13	3	ECG4	Analog Input 4.
			14	2	ECG5	Analog Input 5.
4	12				EXT_RESP_RA	Optional External Respiration Input.
5	11				EXT_RESP_LL	Optional External Respiration Input.
6	10				EXT_RESP_LA	Optional External Respiration Input.
62	16				RESPDAC_LL	Optional path for higher performance respiration resolution, respiration DAC drive, Negative Side 0.
60	18				SHIELD/ RESPDAC_LA	Shared Pin (User-Configured). Output of Shield Driver (SHIELD). Optional Path for Higher Performance Respiration Resolution, Respiration DAC Drive, Negative Side 1 (RESPDAC_LA).
3	13				RESPDAC_RA	Optional Path for Higher Performance Respiration Resolution, Respiration DAC Drive, Positive Side.
22	52	52			CM_OUT/WCT	Common-Mode Output Voltage (Average of Selected Electrodes). Not intended to drive current.
19	55	55	19	55	CM_IN	Common-Mode Input.
21	53	53	21	53	RLD_SJ	Summing Junction for Right Leg Drive Amplifier.
20	54	54			RLD_OUT	Output and Feedback Junction for Right Leg Drive Amplifier.
61	17	17			CAL_DAC_IO	Calibration DAC Input/Output. Output for a master device, input for a slave. Not intended to drive current.
9	7	7	9	7	REFIN	Reference Input. For standalone mode, use REFOUT connected to REFIN. External 10 μ F with ESR < 0.2 Ω in parallel with 0.1 μ F bypass capacitors to GND are required and must be placed as close to the pin as possible. An external reference can be connected to REFIN.
8	8	8	8	8	REFOUT	Reference Output.
7	9	9	7	9	REFGND	Reference Ground. Connect to a clean ground.
27, 28	47, 46	47, 46			XTAL1, XTAL2	External crystal connects between these two pins; apply external clock drive to CLK_IO. Each XTAL pin requires 15 pF to ground.
29	45	45			CLK_IO	Buffered Clock Input/Output. Output for a master device; input for a slave. Powers up in high impedance.
41	35	35	41	35	\overline{CS}	Chip Select and Frame Sync, Active Low. \overline{CS} can be used to frame each word or to frame the entire suite of data in framing mode.
44	32	32	44	32	SCLK	Clock Input. Data is clocked into the shift register on a rising edge and clocked out on a falling edge.
43	33	33	43	33	SDI	Serial Data Input.
53	25	25	53	25	\overline{PD}	Power-Down, Active Low.
45	31	31	45	31	SDO	Serial Data Output. This pin is used for reading back register configuration data and for the data frames.
42	34	34	42	34	\overline{DRDY}	Digital Output. This pin indicates that conversion data is ready to be read back when low, busy when high. When reading packet data, the entire packet must be read to allow \overline{DRDY} to return high.
54	24	24	54	24	\overline{RESET}	Digital Input. This pin has an internal pull-up. This pin resets all internal nodes to their power-on reset values.
52	26	26	52	26	SYNC_GANG	Digital Input/Output (Output on Master, Input on Slave). Used for synchronization control where multiple devices are connected together. Powers up in high impedance.
36	40	40			GPIO0/ \overline{MCS}	General-Purpose I/O or Master 128 kHz SPI \overline{CS} .
37	39	39			GPIO1/MSCLK	General-Purpose I/O or Master 128 kHz SPI SCLK.
38	38	38			GPIO2/MSDO	General-Purpose I/O or Master 128 kHz SPI SDO.
39	37	37			GPIO3	General-Purpose I/O.

ADAS1000		ADAS1000-1	ADAS1000-2		Mnemonic	Description
LQFP	LFCSP	LFCSP	LQFP	LFCSP		
1, 16, 17, 32, 33, 48, 49, 64		10, 11, 12, 13, 16	1, 3, 4, 5, 6, 16, 17, 20, 22, 27, 28, 32, 33, 48, 49, 60, 62, 64	10, 11, 12, 13, 16, 18, 46, 47, 52, 54	NC	No connect. Do not connect to these pins (see Figure 7, Figure 9, Figure 10, and Figure 11).
			36	40	GPIO0	General-Purpose I/O.
			37	39	GPIO1	General-Purpose I/O.
			38	38	GPIO2	General-Purpose I/O.
			39	37	GPIO3	General-Purpose I/O.
		18			SHIELD	Output of Shield Driver.
			61	17	CAL_DAC_IN	Calibration DAC Input. Input for companion device. Calibration signal comes from the master.
			29	45	CLK_IN	Buffered Clock Input. Drive this pin from the master CLK_IO pin.
	57	57		57	EPAD	Exposed Pad. The exposed paddle is on the top of the package; it is connected to the most negative potential, AGND.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 12. Input Referred Noise for 0.5 Hz to 40 Hz Bandwidth, 2 kHz Data Rate, GAIN 0 (1.4)




Figure 15. Input Referred Noise for 0.5 Hz to 150 Hz Bandwidth, 2 kHz Data Rate, GAIN 3 (4.2)




Figure 13. Input Referred noise for 0.5 Hz to 40 Hz Bandwidth, 2 kHz Data Rate, GAIN 3 (4.2)




Figure 16. ECG Channel Noise Performance over a 0.5 Hz to 40 Hz or 0.5 Hz to 150 Hz Bandwidth vs. Gain Setting




Figure 14. Input Referred Noise for 0.5 Hz to 150 Hz Bandwidth, 2 kHz Data Rate, GAIN 0 (1.4)




Figure 17. Typical Gain Error Across Channels




Figure 18. Typical Gain Error vs. Gain




Figure 21. DC Lead-Off Comparator Low Threshold vs. Temperature




Figure 19. Typical Gain Error for All Gain Settings Across Temperature




Figure 22. DC Lead-Off Comparator High Threshold vs. Temperature




Figure 20. Typical ECG Channel Leakage Current over Input Voltage Range vs. Temperature




Figure 23. Filter Response with 40 Hz Filter Enabled, 2 kHz Data Rate; See Figure 75 for Digital Filter Overview




Figure 24. Filter Response with 150 Hz Filter Enabled, 2 kHz Data Rate; See Figure 75 for Digital Filter Overview




Figure 27. Analog Channel Bandwidth




Figure 25. Filter Response with 250 Hz Filter Enabled, 2 kHz Data Rate; See Figure 75 for Digital Filter Overview




Figure 28. Filter Response Running at 128 kHz Data Rate; See Figure 75 for Digital Filter Overview




Figure 26. Filter Response with 450 Hz Filter Enabled, 2 kHz Data Rate; See Figure 75 for Digital Filter Overview




Figure 29. Typical Internal VREF vs. Temperature




Figure 30. VCM_REF vs. Temperature




Figure 33. Typical AVDD Supply Current vs. Temperature in Standby Mode




Figure 31. Typical AVDD Supply Current vs. Temperature, Using Internal ADVCD/DVDD Supplies




Figure 34. Typical AVDD Supply Current vs. AVDD Supply Voltage




Figure 32. Typical AVDD Supply Current vs. Temperature, Using Externally Supplied ADVCD/DVDD




Figure 35. Respiration with 200 mΩ Impedance Variation, Using Internal Respiration Paths and Measured with a 0 Ω Patient Cable




Figure 36. Respiration with 100 mΩ Impedance Variation, Using Internal Respiration Paths and Measured with a 0Ω Patient Cable




Figure 39. Respiration with 200 mΩ Impedance Variation, Using External Respiration DAC Driving 100 pF External Capacitor and Measured with a 5 kΩ Patient Cable




Figure 37. Respiration with 200 mΩ Impedance Variation, Using Internal Respiration Paths and Measured with a 5 kΩ Patient Cable




Figure 40. Respiration with 200 mΩ Impedance Variation, Using External Respiration DAC Driving 1 nF External Capacitor and Measured with a 1.5 kΩ Patient Cable




Figure 38. Respiration with 200 mΩ Impedance Variation, Using External Respiration DAC Driving 100 pF External Capacitor and Measured with a 0Ω Patient Cable




Figure 41. Respiration with 100 mΩ Impedance Variation, Using External Respiration DAC Driving 1 nF External Capacitor and Measured with a 1.5 kΩ Patient Cable




Figure 42. DNL vs. Input Voltage Range Across Electrodes at 25°C




Figure 45. INL vs. Input Voltage Across Electrode Channel for 2 kHz Data Rate




Figure 43. DNL vs. Input Voltage Range Across Temperature




Figure 46. INL vs. Input Voltage Across Gain Setting for 16 kHz Data Rate




Figure 44. INL vs. Input Voltage Across Gain Setting for 2 kHz Data Rate




Figure 47. INL vs. Input Voltage Across Gain Setting for 128 kHz Data Rate




Figure 48. FFT with 60 Hz Input Signal

09660-077




Figure 51. Open-Loop Gain Response of ADAS1000 Right Leg Drive Amplifier Without Loading

09660-080




Figure 49. SNR and THD Across Gain Settings

09660-078




Figure 52. Open-Loop Phase Response of ADAS1000 Right Leg Drive Amplifier Without Loading

09660-081




Figure 50. Power Up AVDD Line to DRDY Going Low (Ready)

09660-079

APPLICATIONS INFORMATION

OVERVIEW

The [ADAS1000/ADAS1000-1/ADAS1000-2](#) are electro cardiac (ECG) front-end solutions targeted at a variety of medical applications. In addition to ECG measurements, the [ADAS1000](#) version also measures thoracic impedance (respiration) and detects pacing artifacts, providing all the measured information to the host controller in the form of a data frame supplying either lead/vector or electrode data at programmable data rates. The [ADAS1000/ADAS1000-1/ADAS1000-2](#) are designed to simplify the task of acquiring ECG signals for use in both monitor and

diagnostic applications. Value-added cardiac post processing can be executed externally on a DSP, microprocessor, or FPGA. The [ADAS1000/ADAS1000-1/ADAS1000-2](#) are designed for operation in both low power, portable telemetry applications and line powered systems; therefore, the parts offer power/noise scaling to ensure suitability to these varying requirements.

The devices also offer a suite of dc and ac test excitation via a calibration DAC feature and CRC redundancy checks in addition to readback of all relevant register address space.




Figure 53. ADAS1000 Simplified Block Diagram

09860-011