



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU

ADATE302-02

FEATURES

Driver

- 3-level driver with high-Z mode and built-in clamps
- Precision trimmed output resistance
- Low leakage mode (typically <math><10\text{ nA}</math>)
- Voltage range: -2.0 V to $+6.0\text{ V}$
- 1.0 ns minimum pulse width, 1 V terminated

Comparator

- Window and differential comparator
- >1 GHz input equivalent bandwidth

Load

- $\pm 12\text{ mA}$ maximum current capability

Per pin PMU

- Force voltage range: -2.0 V to $+6.0\text{ V}$
- 5 current ranges: 25 mA, 2 mA, 200 μA , 20 μA , and 2 μA

Levels

- 14-bit DAC for DCL levels
- Typically $<\pm 5\text{ mV INL}$ (calibrated)
- 16-bit DAC for PMU levels
- Typically $<\pm 1.5\text{ mV INL}$ (calibrated) linearity in FV mode

HVOUT output buffer

- 0 V to 13.5 V output range

Packages

- 84-ball, 9 mm \times 9 mm, flip-chip BGA
- 100-lead TQFP_EP
- 1.7 W per channel with no load

APPLICATIONS

- Automatic test equipment
- Semiconductor test systems
- Board test systems
- Instrumentation and characterization equipment

GENERAL DESCRIPTION

The ADATE302-02 is a complete, single-chip solution that performs the pin electronic functions of the driver, the comparator, and the active load (DCL), per pin PMU, and dc levels for ATE applications. The device also contains an HVOUT driver with a VHH buffer capable of generating up to 13.5 V.

The driver features three active states: data high mode, data low mode, and term mode, as well as an inhibit state. The inhibit state, in conjunction with the integrated dynamic clamp, facilitates the implementation of a high speed active termination. The output voltage range is -2.0 V to $+6.0\text{ V}$ to accommodate a wide variety of test devices.

The ADATE302-02 can be used as either a dual single-ended drive/receive channel or a single differential drive/receive channel. Each channel of the ADATE302-02 features a high speed window comparator for functional testing as well as a per pin PMU with FV or FI and MV or MI functions. All necessary dc levels for DCL functions are generated by on-chip 14-bit DACs. The per pin PMU features an on-chip 16-bit DAC for high accuracy and contains integrated range resistors to minimize external component counts.

The ADATE302-02 uses a serial bus to program all functional blocks and has an on-board temperature sensor for monitoring the device temperature.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 ©2008–2009 Analog Devices, Inc. All rights reserved.

ADATE302-02* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

[COMPARABLE PARTS](#)

View a parametric search of comparable parts.

[DOCUMENTATION](#)

Data Sheet

- ADATE302-02: 500 MHz Dual Integrated DCL with Differential Drive/Receive, Level Setting DACs, and Per Pin PMU Data Sheet

[DESIGN RESOURCES](#)

- ADATE302-02 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

[DISCUSSIONS](#)

View all ADATE302-02 EngineerZone Discussions.

[SAMPLE AND BUY](#)

Visit the product page to see pricing options.

[TECHNICAL SUPPORT](#)

Submit a technical question or find your regional support number.

[DOCUMENT FEEDBACK](#)

Submit feedback for this data sheet.

TABLE OF CONTENTS

| | | | |
|----------------------------------|----|--|----|
| Features | 1 | Absolute Maximum Ratings | 20 |
| Applications..... | 1 | Thermal Resistance..... | 20 |
| General Description | 1 | Explanation of Test Levels..... | 20 |
| Revision History | 2 | ESD Caution..... | 20 |
| Functional Block Diagram | 3 | Pin Configuration and Function Descriptions..... | 21 |
| Specifications..... | 4 | Typical Performance Characteristics | 27 |
| Total Function..... | 4 | Serial Peripheral Interface Details..... | 39 |
| Driver | 5 | Definition of SPI Word..... | 40 |
| Reflection Clamp..... | 7 | Write Operation..... | 41 |
| Normal Window Comparator | 7 | Read Operation | 42 |
| Differential Comparator | 9 | Reset Operation | 43 |
| Active Load..... | 11 | Register Map | 44 |
| PMU | 12 | Details of Registers | 45 |
| External Sense (PMUS_CHx)..... | 16 | User Information | 47 |
| DUTGND Input | 17 | Details of DACs vs. Levels..... | 48 |
| Serial Peripheral Interface..... | 17 | Recommended PMU Mode Switching Sequences | 50 |
| HVOUT Driver..... | 17 | Block Diagrams..... | 53 |
| Overvoltage Detector (OVD) | 18 | Outline Dimensions | 57 |
| 16-Bit DAC Monitor Mux..... | 19 | Ordering Guide | 58 |

REVISION HISTORY

4/09—Rev. 0 to Rev. A

| | |
|--|------------|
| Added 100-Lead TQFP_EP Package..... | Throughout |
| Added Figure 3, Renumbered Figures Sequentially..... | 22 |
| Added Table 17, Renumbered Tables Sequentially | 22 |
| Updated Outline Dimensions | 52 |
| Changes to Ordering Guide | 53 |

6/08—Revision 0: Initial Version

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram with One of Two Channels Shown

100-92720

SPECIFICATIONS

$V_{DD} = 10.0\text{ V}$, $V_{CC} = 3.3\text{ V}$, $V_{SS} = -5.75\text{ V}$, $V_{PLUS} = 16.75\text{ V}$, $V_{COMP_VTTX} = 1.5\text{ V}$, $V_{REF} = 5.0\text{ V}$, $V_{REF_GND} = 0.0\text{ V}$. All default test conditions are as defined in Table 38. All specified values are at $T_j = 80^\circ\text{C}$, where T_j corresponds to the internal temperature sensor, unless otherwise noted. Temperature coefficients are measured at $T_j = 80^\circ\text{C} \pm 20^\circ\text{C}$, unless otherwise noted. Typical values are based on design, simulation analyses, and/or limited bench evaluations. Typical values are not tested or guaranteed. Test levels are specified in the Explanation of Test Levels section.

TOTAL FUNCTION

Table 1.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|-------|-------|-------|------------------|------------|--|
| TOTAL FUNCTION | | | | | | |
| Output Leakage Current | | | | | | |
| PE Disable, Range E | -20.0 | +6.0 | +20.0 | nA | P | $-2.0\text{ V} < V_{DUTX} < +6.0\text{ V}$; PMU and PE disabled via SPI; $V_{CH} = 7.0\text{ V}$, $V_{CL} = -2.5\text{ V}$ |
| PE Disable, Range A, B, C, D | | 7.5 | | nA | C_T | $-2.0\text{ V} < V_{DUTX} < +6.0\text{ V}$; PMU and PE disabled via SPI; $V_{CH} = 7.0\text{ V}$, $V_{CL} = -2.5\text{ V}$ |
| High-Z Mode | -400 | +15 | +400 | nA | P | $-2.0\text{ V} < V_{DUTX} < +6.0\text{ V}$; PMU disabled and PE enabled via SPI; RCVx pins active, $V_{CH} = 7.0\text{ V}$, $V_{CL} = -2.5\text{ V}$ |
| Output Capacitance | | 4 | | pF | S | VTERM mode operation |
| DUT Pin Range | -2.0 | | +6.0 | V | D | |
| POWER SUPPLIES | | | | | | |
| Total Supply Range, V_{PLUS} to V_{SS} | | 22.5 | 23.25 | V | D | Defines PSRR conditions |
| V_{PLUS} Supply, V_{PLUS} | 16.25 | 16.75 | 17.25 | V | D | Defines PSRR conditions |
| Positive Supply, V_{DD} | 9.5 | 10.0 | 10.5 | V | D | Defines PSRR conditions |
| Negative Supply, V_{SS} | -6.0 | -5.75 | -5.5 | V | D | Defines PSRR conditions |
| Logic Supply, V_{CC} | 3.1 | 3.3 | 3.5 | V | D | Defines PSRR conditions |
| Comparator Termination, V_{COMP_VTTX} | 1 | 1.5 | 3.3 | V | D | |
| V_{PLUS} Supply Current, I_{PLUS} | -1.0 | +1.3 | +4.0 | mA | P | HVOUT disabled |
| V_{PLUS} Supply Current, I_{PLUS} | 4.0 | 12.7 | 17.0 | mA | P | HVOUT enabled, RCVx pins active, no load, $V_{HH} = 12\text{ V}$ |
| Logic Supply Current, I_{CC} | 1.0 | 2.7 | 10.0 | mA | P | Quiescent (SPI is static) |
| Comparator Termination Current, I_{COMP_VTTX} | 40.0 | 46 | 70.0 | mA | P | |
| Positive Supply Current, I_{DD} | 140.0 | 190 | 256.0 | mA | P | Load power down ($I_{OH} = I_{OL} = 0\text{ mA}$) |
| | 170.0 | 231 | 311.0 | mA | P | Load active off ($I_{OH} = I_{OL} = 12\text{ mA}$) |
| Negative Supply Current, I_{SS} | 200.0 | 272 | 406.0 | mA | P | Load power down ($I_{OH} = I_{OL} = 0\text{ mA}$) |
| | 230.0 | 311 | 461.0 | mA | P | Load active off ($I_{OH} = I_{OL} = 12\text{ mA}$) |
| Total Power Dissipation | 2.5 | 3.55 | 4.0 | W | P | Load power down ($I_{OH} = I_{OL} = 0\text{ mA}$) |
| | 3.0 | 4.2 | 5.5 | W | P | Load active off ($I_{OH} = I_{OL} = 12\text{ mA}$) |
| TEMPERATURE MONITORS | | | | | | |
| Temperature Sensor Gain | | 10 | | mV/K | C_T | |
| Temperature Sensor Accuracy Without Calibration over 25°C to 100°C | | 6 | | $^\circ\text{C}$ | C_T | Temperature voltage available on Pin A1 at all times and on Pin K1 when selected (see Table 25 and Table 37) |
| VREF INPUT | | | | | | |
| Reference Input Voltage Range for DACs (VREF Pin) | 4.95 | 5 | 5.05 | V | D | Referenced to V_{REF_GND} ; not referenced to V_{DUTGND} |
| Input Bias Current | | 0.08 | 100 | μA | P | Tested with 5 V applied |

DRIVER

VH – VL ≥ 200 mV (to meet dc/ac specifications).

Table 2.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|---|-------|------|-------|-------|------------------|--|
| DC SPECIFICATIONS | | | | | | |
| High-Speed Differential Logic Input Characteristics (DATAx, RCVx) | | | | | | |
| Input Termination Resistance | 92 | 100 | 108 | Ω | P | Push 6 mA into xP pins, force 1.3 V on xN pins; measure voltage from xP to xN, calculate resistance (V/I) |
| Input Voltage Differential | 0.2 | | 1.0 | V | P _F | |
| Common-Mode Voltage | 0.85 | | 3.5 | V | P _F | |
| Input Bias Current | -20.0 | +4.0 | +20.0 | μA | P | Each pin tested at 2.85 V and 0.35 V, while other high speed pin left open |
| Pin Output Characteristics | | | | | | |
| Output High Range, VH | -1.9 | | +6.0 | V | D | |
| Output Low Range, VL | -2.0 | | +5.9 | V | D | |
| Output Term Range, VT | -2.0 | | +6.0 | V | D | |
| Functional Amplitude (VH – VL) | 0.0 | 8.0 | | V | D | Amplitude can be programmed to VH = VL, accuracy specifications apply when VH – VL ≥ 200 mV |
| DC Output Current Limit Source | 75 | 100 | 120 | mA | P | Driver high, VH = 6.0 V, short DUTx pin to -2.0 V, measure current |
| DC Output Current Limit Sink | -120 | -100 | -75 | mA | P | Driver low, VL = -2.0 V, short DUTx pin to 6.0 V, measure current |
| Output Resistance, ±50 mA | 45.0 | 48.5 | 51.0 | Ω | P | Source: driver high, VH = 3.0 V, I _{DUTx} = 1 mA and 50 mA; sink: driver low, VL = 0.0 V, I _{DUTx} = -1 mA and -50 mA; ΔV _{DUTx} /ΔI _{DUTx} |
| ABSOLUTE ACCURACY | | | | | | |
| VH, VL, VT Uncalibrated Accuracy | -300 | ±75 | +300 | mV | P | VH tests done with VL = -2.5 V and VT = -2.5 V; VL tests done with VH = 7.5 V and VT = 7.5 V; VT tests done with VL = -2.5 V and VH = 7.5 V; unless otherwise specified |
| VH, VL, VT Offset Tempco | | ±450 | | μV/°C | C _T | Error measured at calibration points of 0 V and 5 V |
| VH, VL, VT DNL | | ±1 | | mV | C _T | Measured at calibration points |
| VH, VL, VT INL | -10 | ±2.5 | +10 | mV | P | After two-point gain/offset calibration |
| VH, VL, VT Resolution | | 0.6 | 1 | mV | P _F | After two-point gain/offset calibration; measured over driver output ranges |
| DUTGND Voltage Accuracy | -7 | ±1.3 | +7 | mV | P | After two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 0 V and 5 V |
| VH, VL, VT Crosstalk | | ±2 | | mV | C _T | Over ±0.1 V range; measured at end points of VH, VL, and VT functional range |
| Overall Voltage Accuracy | | ±10 | | mV | C _T | VL = -2.0 V: VH = -1.9 V → 6.0 V, VT = -2.0 V → 6.0 V; VH = 6.0 V: VL = -2.0 V → 5.9 V, VT = -2.0 V → 6.0 V; VT = 1.5 V: VL = -2.0 V → 5.9 V, VH = -1.9 V → 6.0 V; dc crosstalk on VL, VH, VT output level when other driver DACs are varied |
| VH, VL, VT DC PSRR | | ±15 | | mV/V | C _T | Sum of INL, crosstalk, DUTGND, and tempco over ±5°C, after gain/offset calibration |
| AC SPECIFICATIONS | | | | | | |
| Rise/Fall Times | | | | | | Toggle DATAx pins |
| 0.2 V Programmed Swing | | 683 | | ps | C _B | VH = 0.2 V, VL = 0.0 V, terminated; 20% to 80% |
| 1.0 V Programmed Swing | | 521 | | ps | C _B | VH = 1.0 V, VL = 0.0 V, terminated; 20% to 80% |
| 1.8 V Programmed Swing | 430 | 524 | 630 | ps | P/C _B | VH = 1.8 V, VL = 0.0 V, terminated; 20% to 80% |
| 2.0 V Programmed Swing | | 531 | | ps | C _B | VH = 2.0 V, VL = 0.0 V, terminated; 20% to 80% |
| 3.0 V Programmed Swing | | 589 | | ps | C _B | VH = 3.0 V, VL = 0.0 V, terminated; 20% to 80% |
| 3.0 V Programmed Swing | | 811 | | ps | C _B | VH = 3.0 V, VL = 0.0 V, unterminated; 10% to 90% |
| 5.0 V Programmed Swing | | 1105 | | ps | C _B | VH = 5.0 V, VL = 0.0 V, unterminated; 10% to 90% |
| Rise to Fall Matching | | 6 | | ps | C _B | VH = 1.0 V, VL = 0.0 V, terminated; rise to fall within one channel |

ADATE302-02

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|-----|-------|-----|-------|----------------|---|
| Minimum Pulse Width | | | | | | Toggle DATAx pins |
| 2.0 V Programmed Swing | | 1.2 | | ns | C _B | VH = 2.0 V, VL = 0.0 V, terminated; timing error ±27 ps |
| | | 1.2 | | ns | C _B | VH = 2.0 V, VL = 0.0 V, terminated; less than 10% amplitude degradation |
| | | 1.0 | | ns | C _B | VH = 2.0 V, VL = 0.0 V, terminated; less than 20% amplitude degradation |
| Maximum Toggle Rate | | 500 | | MHz | C _B | VH = 2.0 V, VL = 0.0 V, terminated, 18% amplitude degradation |
| Dynamic Performance, Drive (VH to VL and VL to VH) | | | | | | Toggle DATAx pins |
| Propagation Delay Time | | 2.1 | | ns | C _B | VH = 2.0 V, VL = 0.0 V, terminated |
| Propagation Delay Tempco | | 4.5 | | ps/°C | C _T | VH = 1.8 V, VL = 0.0 V, terminated |
| Delay Matching | | | | | | VH = 2.0 V, VL = 0.0 V, terminated |
| Edge to Edge | | 41 | | ps | C _B | Rising vs. falling |
| Channel to Channel | | ±15 | | ps | C _B | Rising vs. rising, falling vs. falling |
| Delay Change vs. Duty Cycle | | ±30 | | ps | C _B | VH = 3.0 V, VL = 0.0 V, terminated; 5% to 95% duty cycle; 1 MHz |
| Overshoot and Undershoot | | 48 | | mV | C _B | VH = 3.0 V, VL = 0.0 V, terminated |
| Settling Time (VH to VL) | | | | | | Toggle DATAx pins |
| To Within 3% of Final Value | | 1.2 | | ns | C _B | VH = 3.0 V, VL = 0.0 V, terminated |
| To Within 1% of Final Value | | 14 | | ns | C _B | VH = 3.0 V, VL = 0.0 V, terminated |
| Dynamic Performance, VTERM (VH or VL to VT and VT to VH or VL) | | | | | | Toggle RCVx pins |
| Propagation Delay Time | | 2.7 | | ns | C _B | VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated |
| Delay Matching, Edge to Edge | | 59 | | ps | C _B | VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated; rising vs. falling |
| Propagation Delay Tempco | | 5.5 | | ps/°C | C _T | VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated |
| Transition Time, Active to VT, VT to Active | | 0.614 | | ns | C _B | VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated; 20% to 80% |
| Dynamic Performance, Inhibit (VH or VL to/from Inhibit) | | | | | | Toggle RCVx pins |
| Propagation Delay Time | | | | | | VH = +1.0 V, VL = -1.0 V, terminated |
| Active to Inhibit | | 2.7 | | ns | C _B | |
| Inhibit to Active | | 3.7 | | ns | C _B | |
| Transition Time | | | | | | VH = +1.0 V, VL = -1.0 V, terminated; 20% to 80% |
| Active to Inhibit | | 1.3 | | ns | C _B | |
| Inhibit to Active | | 0.4 | | ns | C _B | |
| I/O Spike | | 157 | | mV | C _B | VH = 0.0 V, VL = 0.0 V, terminated |

REFLECTION CLAMP

Clamp accuracy specifications apply when VCH > VCL.

Table 3.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|-------------------------|------|------|------|-------|----------------|--|
| VCH | | | | | | |
| Range | -1.0 | | +6.0 | V | D | |
| Uncalibrated Accuracy | -200 | ±45 | +200 | mV | P | Driver high-Z, sinking 1 mA; VCH error measured at calibration points of 0 V and 5 V |
| Resolution | | 0.6 | 0.75 | mV | P _F | Driver high-Z, sinking 1 mA; after two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 0 V and 5 V |
| DNL | | ±1 | | mV | C _T | Driver high-Z, sinking 1 mA; after two-point gain/offset calibration |
| INL | -40 | ±2 | +40 | mV | P | Driver high-Z, sinking 1 mA; after two-point gain/offset calibration; measured over VCH range of -1 V to +6 V |
| Tempco | | -0.5 | | mV/°C | C _T | Measured at calibration points |
| VCL | | | | | | |
| Range | -2 | | +5.0 | V | D | |
| Uncalibrated Accuracy | -200 | ±70 | +200 | mV | P | Driver high-Z, sourcing 1 mA; VCL error measured at calibration points of 0 V and 5 V |
| Resolution | | 0.6 | 0.75 | mV | P _F | Driver high-Z, sourcing 1 mA; after two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 0 V and 5 V |
| DNL | | ±1 | | mV | C _T | Driver high-Z, sourcing 1 mA; after two-point gain/offset calibration |
| INL | -40 | ±2 | +40 | mV | P | Driver high-Z, sourcing 1 mA; after two-point gain/offset calibration; measured over VCL range of -2 V to +5 V |
| Tempco | | 0.6 | | mV/°C | C _T | Measured at calibration points |
| DC CLAMP CURRENT LIMIT | | | | | | |
| VCH | -120 | -83 | -60 | mA | P | Driver high-Z, VCH = 0 V, VCL = -2.0 V, V _{DUTx} = 5 V |
| VCL | 60 | 86 | 120 | mA | P | Driver high-Z, VCH = 6.0 V, VCL = 5.0 V, V _{DUTx} = 0.0 V |
| DUTGND VOLTAGE ACCURACY | -7 | ±1 | +7 | mV | P | Over ±0.1 V range; measured at the end points of VCH and VCL functional range |

NORMAL WINDOW COMPARATOR

VOH tests done with VOL = -2.0 V, VOL tests done with VOH = 6.0 V, unless otherwise specified.

Table 4.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|------|------|------|-------|----------------|--|
| DC SPECIFICATIONS | | | | | | |
| Input Voltage Range | -2.0 | | +6.0 | V | D | |
| Differential Voltage Range | ±0.1 | | ±8.0 | V | D | |
| Comparator Input Offset Voltage Accuracy, Uncalibrated | -150 | ±30 | +150 | mV | P | Offset measured at calibration points of 0 V and 5 V |
| Comparator Threshold Resolution | | 0.61 | 1 | mV | P _F | After two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 0 V and 5 V |
| Comparator Threshold DNL | | ±1 | | mV | C _T | After two-point gain/offset calibration |
| Comparator Threshold INL | -7 | ±1.2 | +7 | mV | P | After two-point gain/offset calibration; measured over VOH, VOL range of -2.0 V to +6.0 V |
| Comparator Input Offset Voltage Tempco | | ±200 | | µV/°C | C _T | Measured at calibration points |

ADATE302-02

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|------------------------------|------------------------------|------------------------|-------|----------------|---|
| DUTGND Voltage Accuracy | -7 | ±0.5 | +7 | mV | P | Over ±0.1 V range; measured at end points of VOH and VOL functional range |
| Comparator Uncertainty Range | | 5.3 | | mV | C _B | V _{DUTx} = 0 V, sweep comparator threshold to determine uncertainty region |
| DC Hysteresis | | 0.5 | | mV | C _B | V _{DUTx} = 0 V |
| DC PSRR | | ±5 | | mV/V | C _T | Measured at calibration points |
| Digital Output Characteristics | | | | | | |
| Internal Pull-Up Resistance to Comparator, COMP_VTTx Pin | 46 | 50 | 54 | Ω | P | Pull 1 mA and 10 mA from Logic 1 leg and measure ΔV to calculate resistance; measured ΔV/9 mA; done for both comparator logic states |
| V _{COMP_VTTx} Range | 1 | 1.5 | 3.3 | V | D | |
| Common-Mode Voltage | | V _{COMP_VTTx} - 0.3 | | V | C _T | Measured with 100 Ω differential termination |
| | V _{COMP_VTTx} - 0.5 | | V _{COMP_VTTx} | V | P | Measured with no external termination |
| Differential Voltage | | 250 | | mV | C _T | Measured with 100 Ω differential termination |
| | 450 | 500 | 550 | mV | P | Measured with no external termination |
| Rise/Fall Time, 20% to 80% | | 222 | | ps | C _B | Measured with each comparator leg terminated 50 Ω to GND |
| AC SPECIFICATIONS | | | | | | |
| Propagation Delay, Input to Output | | 1.4 | | ns | C _B | Input transition time = 600 ps, 10% to 90%; measured with each comparator leg terminated 50 Ω to GND; unless otherwise specified V _{DUTx} = 0 V to 1.0 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.5 V, VOL = -2.0 V; low-side measurement: VOH = 6.0 V, VOL = 0.5 V |
| Propagation Delay Tempco | | 4 | | ps/°C | C _T | V _{DUTx} = 0 V to 0.9 V swing, driver VTERM mode, VT = 0.0 V; VOL = VOH = 0.45 V |
| Propagation Delay Matching | | | | | | V _{DUTx} = 0 V to 1.0 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.5 V, VOL = -2.0 V; low-side measurement: VOH = 6.0 V, VOL = 0.5 V |
| High Transition to Low Transition | | 39 | | ps | C _B | |
| High to Low Comparator | | ±30 | | ps | C _B | |
| Propagation Delay Change with Respect to | | | | | | |
| Slew Rate, 600 ps and 1 ns (10% to 90%) | | 19 | | ps | C _B | V _{DUTx} = 0 V to 0.5 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.25 V, VOL = -2.0 V; low-side measurement: VOH = 6.0 V, VOL = 0.25 V |
| Overdrive, 250 mV and 1.0 V | | 65 | | ps | C _B | For 250 mV: V _{DUTx} = 0 V to 0.5 V swing; for 1.0 V: V _{DUTx} = 0 V to 1.25 V swing; driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.25 V, VOL = -2.0 V; low-side measurement: VOH = 6.0 V, VOL = 0.25 V; input transition time = 400 ps (10%/90%) |
| Pulse Width, 1 ns, 5 ns, 10 ns, and 15 ns | | 27 | | ps | C _B | V _{DUTx} = 0 V to 1.0 V swing @ 32.0 MHz, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.5 V, VOL = -2.0 V; low-side measurement: VOH = 6.0 V, VOL = 0.5 V; input transition time = 400 ps (10%/90%) |
| Duty Cycle, 5% to 95% | | 11.8 | | ps | C _B | V _{DUTx} = 0 V to 1.0 V swing @ 1.0 MHz, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.5 V, VOL = -2.0 V; low-side measurement: VOH = 6.0 V, VOL = 0.5 V; input transition time = 400 ps (10%/90%) |

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|-----|------|-----|------|----------------|--|
| Minimum Pulse Width | | 1 | | ns | C _B | V _{DUTX} = 0 V to 1.0 V swing, driver VTERM mode, VT = 0.0 V; less than 10% amplitude degradation measured by shmoo; input transition time = 400 ps (10%/90%) |
| Input Equivalent Bandwidth, Terminated | | 1000 | | MHz | C _B | V _{DUTX} = 0 V to 1.0 V swing, driver VTERM mode, VT = 0.0 V; as measured by shmoo; input transition time = 400 ps (10%/90%) |
| ERT High-Z Mode, 3 V, 20% to 80% | | 0.9 | | ns | C _B | V _{DUTX} = 0 V to 3.0 V swing, driver high-Z; as measured by shmoo |

DIFFERENTIAL COMPARATOR

VOH tests done with VOL = -1.1 V, VOL tests done with VOH = 1.1 V, unless otherwise specified.

Table 5.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|-------|------|------|-------|----------------|--|
| DC SPECIFICATIONS | | | | | | |
| Input Voltage Range | -1.5 | | +4.5 | V | D | |
| Operational Differential Voltage Range | ±0.05 | | ±1.1 | V | D | |
| Maximum Differential Voltage Range | | | ±8 | V | D | |
| Comparator Input Offset Voltage Accuracy, Uncalibrated | -150 | ±25 | +150 | mV | P | Offset measured at differential calibration points of +1 V and -1 V, with common mode = 0 V |
| VOH, VOL Resolution | | 0.61 | 1 | mV | P _F | After two-point gain/offset calibration; range/number of DAC bits as measured at differential calibration points of +1 V and -1 V, with common mode = 0 V |
| VOH, VOL DNL | | ±1 | | mV | C _T | After two-point gain/offset calibration; common mode = 0 V |
| VOH, VOL INL | -7 | ±1.0 | +7 | mV | P | After two-point gain/offset calibration; measured over VOH, VOL range of -1.1 V to +1.1 V, common mode = 0 V |
| VOH, VOL Offset Voltage Tempco | | ±200 | | µV/°C | C _T | Measured at calibration points |
| Comparator Uncertainty Range | | 18 | | mV | C _B | V _{DUTX} = 0 V, sweep comparator threshold to determine uncertainty region |
| DC Hysteresis | | 0.5 | | mV | C _B | V _{DUTX} = 0 V |
| CMRR | | | 1 | mV/V | P | Offset measured at common-mode voltage points of -1.5 V and +4.5 V, with differential voltage = 0 V |
| DC PSRR | | ±15 | | mV/V | C _T | Measured at calibration points |
| AC SPECIFICATIONS | | | | | | |
| Propagation Delay, Input to Output | | 1.4 | | ns | C _B | Input transition time = 600 ps, 10% to 90%, measured with each comparator leg terminated 50 Ω to GND V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, VOL = 0.0 V; repeat for other DUT channel |
| Propagation Delay Tempco | | 4 | | ps/°C | C _T | V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing, driver VTERM mode, VT = 0.0 V; VOL = VOH = 0.0 V; repeat for other DUT channel |
| Propagation Delay Matching | | | | | | V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, VOL = 0.0 V; repeat for other DUT channel |
| High Transition to Low Transition | | 27 | | ps | C _B | |
| High to Low Comparator | | ±32 | | ps | C _B | |
| Propagation Delay Change with Respect to | | | | | | V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, |

ADATE302-02

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|---|-----|-----|-----|------|----------------|---|
| Slew Rate, 400 ps and 1 ns (10% to 90%) | | 25 | | ps | C _B | VOL = 0.0 V; repeat for other DUT channel V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, VOL = 0.0 V; repeat for other DUT channel |
| Overdrive, 250 mV and 750 mV | | 79 | | ps | C _B | V _{DUT0} = 0 V, for 250 mV: V _{DUT1} = 0 V to 0.5 V swing; for 750 mV: V _{DUT1} = 0 V to 1.0 V swing, driver VTERM mode, VT = 0.0 V; VOH = -0.25 V; repeat for other DUT channel with comparator threshold = 0.25 V |
| Pulse Width, 1 ns, 5 ns, 10 ns, and 15 ns | | 56 | | ps | C _B | V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing @ 32 MHz, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, VOL = 0.0 V; repeat for other DUT channel |
| Duty Cycle, 5% to 95% | | 16 | | ps | C _B | V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing @ 32 MHz, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, VOL = 0.0 V; repeat for other DUT channel |
| Minimum Pulse Width | | 1 | | ns | C _B | V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, VOL = 0.0 V; less than 22% amplitude degradation measured by shmoo; repeat for other DUT channel |
| Input Equivalent Bandwidth, Terminated | | 500 | | MHz | C _B | V _{DUT0} = 0 V, V _{DUT1} = -0.5 V to +0.5 V swing, driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = 0.0 V, VOL = -1.1 V; low-side measurement: VOH = 1.1 V, VOL = 0.0 V |

ACTIVE LOAD

See Table 30 for load control information.

Table 6.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|--------|------|--------|-------|----------------|--|
| DC SPECIFICATIONS | | | | | | |
| Load active on, RCVx pins active, unless otherwise noted | | | | | | |
| Input Characteristics | | | | | | |
| VCOM Voltage Range | -1.75 | | +5.75 | V | D | |
| V _{DUTx} Range | -2.0 | | +6.0 | V | D | |
| VCOM Accuracy, Uncalibrated | -200 | ±25 | +200 | mV | P | IOH = IOL = 6 mA, VCOM error measured at calibration points of 0 V and 5 V |
| VCOM Resolution | | 0.61 | 1 | mV | P _F | IOH = IOL = 6 mA, after two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 0 V and 5 V |
| VCOM DNL | | ±1 | | mV | C _T | IOH = IOL = 6 mA, after two-point gain/offset calibration |
| VCOM INL | -7 | ±2 | +7 | mV | P | IOH = IOL = 6 mA, after two-point gain/offset calibration; measured over VCOM range of -1.75 V to +5.75 V |
| DUTGND Voltage Accuracy | -7 | ±1 | +7 | mV | P | Over ±0.1 V range; measured at end points of VCOM functional range |
| Output Characteristics | | | | | | |
| IOL | | | | | | |
| Maximum Source Current | 12 | | | mA | D | |
| Uncalibrated Offset | -600.0 | ±100 | +600.0 | µA | P | IOH = 0 mA, VCOM = 1.5 V, V _{DUTx} = 0.0 V, IOL offset calculated from calibration points of 1 mA and 11 mA |
| Uncalibrated Gain | -12 | ±1 | +12 | % | P | IOH = 0 mA, VCOM = 1.5 V, V _{DUTx} = 0.0 V, IOL gain calculated from calibration points of 1 mA and 11 mA |
| Resolution | | 1.5 | 2 | µA | P _F | IOH = 0 mA, VCOM = 1.5 V, V _{DUTx} = 0.0 V, after two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 1 mA and 11 mA |
| DNL | | ±3.0 | | µA | C _T | IOH = 0 mA, VCOM = 1.5 V, V _{DUTx} = 0.0 V, after two-point gain/offset calibration |
| INL | -70 | ±20 | +70 | µA | P | IOH = 0 mA, VCOM = 1.5 V, V _{DUTx} = 0.0 V, after two-point gain/offset calibration; measured over IOL range of 0 mA to 12 mA |
| 90% Commutation Voltage | | | 0.25 | V | P | IOH = IOL = 12 mA, VCOM = 2.0 V, measure IOL reference at V _{DUTx} = -1.0 V, measure IOL current at V _{DUTx} = 1.75 V, ensure >90% of reference current |
| IOH | | | | | | |
| Maximum Sink Current | 12 | | | mA | D | |
| Uncalibrated Offset | -600.0 | ±100 | +600.0 | µA | P | IOL = 0 mA, VCOM = 1.5 V, V _{DUTx} = 3.0 V, IOH offset calculated from calibration points of 1 mA and 11 mA |
| Uncalibrated Gain | -12 | ±1 | +12 | % | P | IOL = 0 mA, VCOM = 1.5 V, V _{DUTx} = 3.0 V, IOH gain calculated from calibration points of 1 mA and 11 mA |
| Resolution | | 1.5 | 2 | µA | P _F | IOL = 0 mA, VCOM = 1.5 V, V _{DUTx} = 3.0 V, after two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 1 mA and 11 mA |
| DNL | | ±3.0 | | µA | C _T | IOL = 0 mA, VCOM = 1.5V, V _{DUTx} = 3.0 V, after two-point gain/offset calibration |
| INL | -70 | ±20 | +70 | µA | P | IOL = 0 mA, VCOM = 1.5V, V _{DUTx} = 3.0 V, after two-point gain/offset calibration; measured over IOH range of 0 mA to 12 mA |
| 90% Commutation Voltage | | | 0.25 | V | P | IOH = IOL = 12 mA, VCOM = 2.0 V, measure IOH reference at V _{DUTx} = 5.0 V, measure IOH current at V _{DUTx} = 2.25 V, ensure >90% of reference current |
| Output Current Tempco | | ±1.5 | | µA/°C | C _T | Measured at calibration points |

ADATE302-02

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|-----|-----|-----|------|----------------|--|
| AC SPECIFICATIONS | | | | | | |
| Dynamic Performance | | | | | | |
| Propagation Delay, Load Active On to Load Active Off; 50%, 90% | | 4.1 | | ns | C _B | Toggle RCVx pins, DUTx terminated 50 Ω to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; measured from 50% point of RCVxP – RCVxN to 90% point of final output, repeat for drive low and high |
| Propagation Delay, Load Active Off to Load Active On; 50%, 90% | | 11 | | ns | C _B | Toggle RCVx pins, DUTx terminated 50 Ω to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; measured from 50% point of RCVxP – RCVxN to 90% point of final output, repeat for drive low and high |
| Propagation Delay Matching | | 6.9 | | ns | C _B | Toggle RCVx pins, DUTx terminated 50 Ω to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; active on vs. active off, repeat for drive low and high |
| Load Spike | | 156 | | mV | C _B | Toggle RCVx pins, DUTx terminated 50 Ω to GND, IOH = IOL = 0 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; repeat for drive low and high |
| Settling Time to 90% | | 1.6 | | ns | C _B | Toggle RCVx pins, DUTx terminated 50 Ω to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; measured at 90% of final value |

PMU

FV = force voltage, MV = measure voltage, FI = force current, MI = measure current, FN = force nothing.

Table 7.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|------|-----|------|--------|----------------|---|
| FORCE VOLTAGE (FV) | | | | | | |
| Current Range A | ±25 | | | mA | D | |
| Current Range B | ±2 | | | mA | D | |
| Current Range C | ±200 | | | μA | D | |
| Current Range D | ±20 | | | μA | D | |
| Current Range E | ±2 | | | μA | D | |
| Force Input Voltage Range at Output For All Ranges | -2.0 | | +6.0 | V | D | |
| Force Voltage Uncalibrated Accuracy for Range C | -100 | ±25 | +100 | mV | P | PMU enabled, FV, PE disabled, error measured at calibration points of 0 V and 5 V |
| Force Voltage Uncalibrated Accuracy for All Ranges | | ±25 | | mV | C _T | PMU enabled, FV, PE disabled, error measured at calibration points of 0 V and 5 V; repeat for each PMU current range |
| Force Voltage Offset Tempco for All Ranges | | ±25 | | μV/°C | C _T | Measured at calibration points for each PMU current range |
| Force Voltage Gain Tempco for All Ranges | | ±75 | | ppm/°C | C _T | Measured at calibration points for each PMU current range |
| Forced Voltage INL | -7 | ±2 | +7 | mV | P | PMU enabled, FV, Range C, PE disabled, after two-point gain/offset calibration; measured over output range of -2.0 V to +6.0 V |
| Force Voltage Compliance vs. Current Load | | | | | | PMU enabled, FV, PE disabled, force -2.0 V, measure voltage while PMU sinking zero- and full-scale current; measure ΔV; force 6.0 V, measure voltage while PMU sourcing zero- and full-scale current; measure ΔV; repeat for each PMU current range |
| Range A | | ±4 | | mV | C _T | |
| Range B to Range E | | ±1 | | mV | C _T | |

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|-------|--------|------|---------|----------------|---|
| Current Limit, Source and Sink | | | | | | |
| Range A | 108 | 135 | 180 | % FS | P | PMU enabled, FV, PE disabled; sink: force 2.5 V, short DUTx to 6.0 V; source: force 2.5 V, short DUTx to -1.0 V; Range A FS = 25 mA, 108% FS = 27 mA, 180% FS = 45 mA |
| Range B to Range E | 120 | 140 | 180 | % FS | P | PMU enabled, FV, PE disabled; sink: force 2.5 V, short DUTx to 6.0 V; source: force 2.5 V, short DUTx to -1.0 V; repeat for each PMU current range; example: Range B FS = 2 mA, 120% FS = 2.4 mA, 180% FS = 3.6 mA |
| DUTGND Voltage Accuracy | -7 | ±1 | +7 | mV | P | Over ±0.1 V range; measured at end points of FV functional range |
| MEASURE CURRENT (MI) | | | | | | V_{DUTx} externally forced to 0.0 V, unless otherwise specified; ideal MEASOUT transfer functions: $V_{MEASOUT01} [V] = (I_{MEASOUT01} \times 5/FSR) + 2.5 + V_{DUTGND}$ $I(V_{MEASOUT01}) [A] = (V_{MEASOUT01} - V_{DUTGND} - 2.5) \times FSR/5$ |
| Measure Current, Pin DUTx Voltage Range for All Ranges | -2.0 | | +6.0 | V | D | |
| Measure Current Uncalibrated Accuracy | | | | | | |
| Range A | | ±650 | | µA | C _T | PMU enabled, FIMI, PE disabled, error at calibration points of -20 mA and 20 mA, error = $(I(V_{MEASOUT01}) - I_{DUTx})$ |
| Range B | -400 | ±20 | +400 | µA | P | PMU enabled, FIMI, PE disabled, error at calibration points of -1.6 mA and 1.6 mA, error = $(I(V_{MEASOUT01}) - I_{DUTx})$ |
| Range C | | ± 2.00 | | µA | C _T | PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS, error = $(I(V_{MEASOUT01}) - I_{DUTx})$ |
| Range D | | ±0.20 | | µA | C _T | PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS, error = $(I(V_{MEASOUT01}) - I_{DUTx})$ |
| Range E | | ±0.02 | | µA | C _T | PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS, error = $(I(V_{MEASOUT01}) - I_{DUTx})$ |
| Measure Current Offset Tempco | | | | | | |
| Range A | | ±2.5 | | µA/°C | C _T | Measured at calibration points |
| Range B | | ±125 | | nA/°C | C _T | Measured at calibration points |
| Range C | | ±20 | | nA/°C | C _T | Measured at calibration points |
| Range D and Range E | | ±4 | | nA/°C | C _T | Measured at calibration points |
| Measure Current Gain Error, Nominal Gain = 1 | | | | | | |
| Range A | | -3.5 | | % | C _T | PMU enabled, FIMI, PE disabled, gain error from calibration points of ±80% FS |
| Range B | -20 | ±2 | +20 | % | P | PMU enabled, FIMI, PE disabled, gain error from calibration points of ±1.6 mA |
| Range C to Range E | | ±2 | | % | C _T | PMU enabled, FIMI, PE disabled, gain error from calibration points of ±80% FS |
| Measure Current Gain Tempco | | | | | | |
| Range A | | ±300 | | ppm/°C | C _T | Measured at calibration points |
| Range B to Range E | | ±50 | | ppm/°C | C _T | Measured at calibration points |
| Measure Current INL | | | | | | |
| Range A | | ±0.05 | | % FSR | C _T | PMU enabled, FIMI, PE disabled, after two-point gain/offset calibration, measured over FSR output of -25 mA to +25 mA |
| Range B | -0.02 | ±0.005 | 0.02 | % FSR | P | PMU enabled, FIMI, PE disabled, after two-point gain/offset calibration measured over FSR output of -2 mA to +2 mA |
| Range B to Range E | | ±0.005 | | % FSR | C _T | PMU enabled, FIMI, PE disabled, after two-point gain/offset calibration; measured over FSR output |
| FVMI DUT Pin Voltage Rejection | -0.01 | | 0.01 | % FSR/V | P | PMU enabled, FVMI, PE disabled, force -1 V and +5 V into load of 1 mA; measure ΔI reported at MEASOUT01 |
| DUTGND Voltage Accuracy | | ±2.5 | | mV | C _T | Over ±0.1 V range; measured at end points of MI functional range |

ADATE302-02

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|------|--------|------|--------|----------------|--|
| FORCE CURRENT (FI) | | | | | | V_{DUTx} externally forced to 0.0 V, unless otherwise specified Ideal force current transfer function: $I_{FORCE} = (PMUDAC - 2.5) \times (FSR/5)$ |
| Force Current, DUTx Pin Voltage Range for All Ranges | -2.0 | | +6.0 | V | D | |
| Force Current Uncalibrated Accuracy | | | | | | |
| Range A | -5.0 | ±0.5 | +5.0 | mA | P | PMU enabled, FIMI, PE disabled, error at calibration points of -20 mA and +20 mA |
| Range B | -400 | ±40 | +400 | µA | P | PMU enabled, FIMI, PE disabled, error at calibration points of -1.6 mA and +1.6 mA |
| Range C | -40 | ±4 | +40 | µA | P | PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS |
| Range D | -4 | ±0.4 | +4 | µA | P | PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS |
| Range E | -400 | ±75 | +400 | nA | P | PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS |
| Force Current Offset Tempco | | | | | | |
| Range A | | ±1 | | µA/°C | C _T | Measured at calibration points |
| Range B | | ±80 | | nA/°C | C _T | Measured at calibration points |
| Range C to Range E | | ±4 | | nA/°C | C _T | Measured at calibration points |
| Forced Current Gain Error, Nominal Gain = 1 | -20 | ±4 | +20 | % | P | PMU enabled, FIMI, PE disabled, gain error from calibration points of ±80% FS |
| Forced Current Gain Tempco | | | | | | Measured at calibration points |
| Range A | | -500 | | ppm/°C | C _T | |
| Range B to Range E | | ±75 | | ppm/°C | C _T | |
| Force Current INL | | | | | | |
| Range A | -0.3 | ±0.05 | +0.3 | % FSR | P | PMU enabled, FIMI, PE disabled, after two-point gain/offset calibration; measured over FSR output of -25 mA to +25 mA |
| Range B to Range E | -0.2 | ±0.015 | 0.2 | % FSR | P | PMU enabled, FIMI, PE disabled, after two-point gain/offset calibration; measured over FSR output |
| Force Current Compliance vs. Voltage Load | | | | | | PMU enabled, FIMV, PE disabled; force positive full-scale current driving -2.0 V and +6.0 V, measure ΔI @ DUTx pin; force negative full-scale current driving -2.0 V and +6.0 V, measure ΔI @ DUTx pin |
| Range A to Range D | -0.6 | ±0.06 | +0.6 | % FSR | P | |
| Range E | -1.0 | +±0.1 | +1.0 | % FSR | P | |
| MEASURE VOLTAGE | | | | | | |
| Measure Voltage Range | -2.0 | | +6.0 | V | D | |
| Measure Voltage Uncalibrated Accuracy | -25 | ±2.0 | +25 | mV | P | PMU enabled, FVMV, Range B, PE disabled, error at calibration points of 0 V and 5 V, error = $(V_{MEASOUT01} - V_{DUTx})$ |
| Measure Voltage Offset Tempco | | ±10 | | µV/°C | C _T | Measured at calibration points |
| Measure Voltage Gain Error | -2 | ±0.01 | +2 | % | P | PMU enabled, FVMV, Range B, PE disabled, gain error from calibration points of 0 V and 5 V |
| Measure Voltage Gain Tempco | | 25 | | ppm/°C | C _T | Measured at calibration points |
| Measure Voltage INL | -7 | ±1 | +7 | mV | P | PMU enabled, FVMV, Range B, PE disabled, after two-point gain/offset calibration; measured over output range of -2.0 V to +6.0 V |
| Rejection of Measure V vs. I_{DUTx} | -1.5 | ±0.1 | +1.5 | mV | P | PMU enabled, FVMV, Range D, PE disabled, force 0 V into load of -10 µA and +10 µA; measure ΔV reported at MEASOUT01 |

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|------|-----------|------|----------|----------------|--|
| MEASOUT01 DC CHARACTERISTICS | | | | | | |
| MEASOUT01 Voltage Range | -2.0 | | +6.0 | V | D | PMU enabled, FVMV, PE disabled; source resistance: PMU force 6.0 V and load with 0 mA and 4 mA; sink resistance: PMU force -2.0 V and load with 0 mA and -4 mA; resistance = $\Delta V/\Delta I$ at MEASOUT01 pin Tested at -2.0 V and +6.0 V |
| DC Output Current | | | 4 | mA | D | |
| MEASOUT01 Pin Output Impedance | | 25 | 200 | Ω | P | |
| Output Leakage Current When Tristated | -1 | | +1 | μ A | P | |
| Output Short-Circuit Current | -25 | | +25 | mA | P | |
| VOLTAGE CLAMPS | | | | | | |
| Low Clamp Range (VCL) | -2.0 | | +4.0 | V | D | PMU enabled, FIMI, Range A, PE disabled, PMU clamps enabled, VCH = 5 V, VCL = -1 V, PMU force 1 mA and 25 mA into open; ΔV seen at DUTx pin PMU enabled, FIMI, Range A, PE disabled, PMU clamps enabled, VCH = 5 V, VCL = -1 V, PMU force -1 mA and -25 mA into open; ΔV seen at DUTx pin PMU enabled, FIMI, Range B, PE disabled, PMU damps enabled, PMU force ± 1 mA into open; VCH errors at calibration points of 0 V and 5 V; VCL errors at the calibration points of 0 V and 4 V PMU enabled, FIMI, Range B, PE disabled, PMU damps enabled, PMU force ± 1 mA into open; after two-point gain/offset calibration; measured over PMU clamp range Over ± 0.1 V range; measured at end points of PMU clamp functional range |
| High Clamp Range (VCH) | 0.0 | | 6.0 | V | D | |
| Positive Clamp Voltage Droop | -300 | +50 | +300 | mV | P | |
| Negative Clamp Voltage Droop | -300 | -50 | +300 | mV | P | |
| Uncalibrated Accuracy | -250 | ± 100 | +250 | mV | P | |
| INL | -70 | ± 5 | +70 | mV | P | |
| DUTGND Voltage Accuracy | | ± 1 | | mV | C _T | |
| SETTLING/SWITCHING TIMES | | | | | | |
| Voltage Force Settling Time to 0.1% of Final Value | | | | | | SCAP = 330 pF, FFCAP = 220 pF PMU enabled, FV, PE disabled, program PMUDAC steps of 500 mV and 5.0 V; simulation of worst case, 2000 pF load, PMUDAC step of 5.0 V |
| Range A, 200 pF and 2000 pF Load | | 15 | | μ s | S | PMU enabled, FV, PE disabled, start with PMUDAC programmed to 0.0 V, program PMUDAC to 500 mV |
| Range B, 200 pF and 2000 pF Load | | 20 | | μ s | S | |
| Range C, 200 pF and 2000 pF Load | | 124 | | μ s | S | |
| Range D, 200 pF and 2000 pF Load | | 1015 | | μ s | S | |
| Range E, 200 pF and 2000 pF Load | | 3455 | | μ s | S | |
| Voltage Force Settling Time to 1.0% of Final Value | | | | | | |
| Range A, 200 pF and 2000 pF Load | | 8.0 | | μ s | C _B | |
| Range B, 200 pF and 2000 pF Load | | 8.0 | | μ s | C _B | |
| Range C, 200 pF and 2000 pF Load | | 8.0 | | μ s | C _B | |
| Range D, 200 pF Load | | 8.1 | | μ s | C _B | |
| Range D, 2000 pF Load | | 585 | | μ s | C _B | |
| Range E, 200 pF Load | | 8.1 | | μ s | C _B | |
| Range E, 2000 pF Load | | 590 | | μ s | C _B | |

ADATE302-02

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|-----|--------|-----|-------|----------------|---|
| Voltage Force Settling Time to 1.0% of Final Value | | | | | | PMU enabled, FV, PE disabled, start with PMUDAC programmed to 0.0 V, program PMUDAC to 5.0 V |
| Range A, 200 pF and 2000 pF Load | | 4.2 | | μs | C _B | |
| Range B, 200 pF Load | | 4.4 | | μs | C _B | |
| Range B, 2000 pF Load | | 7.6 | | μs | C _B | |
| Range C, 200 pF Load | | 6.3 | | μs | C _B | |
| Range C, 2000 pF Load | | 8.1 | | μs | C _B | |
| Range D, 200 pF Load | | 130 | | μs | C _B | |
| Range D, 2000 pF Load | | 280 | | μs | C _B | |
| Range E, 200 pF Load | | 390 | | μs | C _B | |
| Range E, 2000 pF Load | | 605 | | μs | C _B | |
| Current Force Settling Time to 0.1% of Final Value | | | | | | PMU enabled, FI, PE disabled, start with PMUDAC programmed to 0 current, program PMUDAC to FS current |
| Range A, 200 pF in Parallel with 120 Ω | | 8.2 | | μs | S | |
| Range B, 200 pF in Parallel with 1.5 kΩ | | 9.4 | | μs | S | |
| Range C, 200 pF in Parallel with 15.0 kΩ | | 30 | | μs | S | |
| Range D, 200 pF in Parallel with 150 kΩ | | 281 | | μs | S | |
| Range E, 200 pF in Parallel with 1.5 MΩ | | 2668 | | μs | S | |
| Current Force Settling Time to 1.0% of Final Value | | | | | | PMU enabled, FI, PE disabled, start with PMUDAC programmed to 0 current, program PMUDAC to FS current |
| Range A, 200 pF in Parallel with 120 Ω | | 3.3 | | μs | C _B | |
| Range B, 200 pF in Parallel with 1.5 kΩ | | 4.4 | | μs | C _B | |
| Range C, 200 pF in Parallel with 15.0 kΩ | | 8 | | μs | C _B | |
| Range D, 200 pF in Parallel with 150 kΩ | | 205 | | μs | C _B | |
| Range E, 200 pF in Parallel with 1.5 MΩ | | 505 | | μs | C _B | |
| INTERACTION AND CROSSTALK | | | | | | |
| Measure Voltage Channel-to-Channel Crosstalk | | ±0.125 | | % FSR | C _T | PMU enabled, FIMV, PE disabled, Range B, forcing 0 mA into 0 V load; other channel: Range A, forcing a step of 0 mA to 25 mA into 0 V load; report ΔV of MEASOUT01 pin under test; 0.125% × 8.0 V = 10 mV |
| Measure Current Channel-to-Channel Crosstalk | | ±0.01 | | % FSR | C _T | PMU enabled, FVMI, PE disabled, Range E, forcing 0 V into 0 mA current load; other channel: Range E, forcing a step of 0 V to 5 V into 0 mA current load; report ΔV of MEASOUT01 pin under test; 0.01% × 5.0 V = 0.5 mV |

EXTERNAL SENSE (PMUS_CHx)

Table 8.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|-----------------------|------|-----|------|------|------------|-----------------------------|
| Voltage Range | -2.0 | | +6.0 | V | D | |
| Input Leakage Current | -20 | | +20 | nA | P | Tested at -2.0 V and +6.0 V |

DUTGND INPUT

Table 9.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|--|------|-----|------|------|------------|-------------------------------|
| Input Voltage Range, Referenced to GND | -0.1 | | +0.1 | V | D | |
| Input Bias Current | | 1 | 100 | µA | P | Tested at -100 mV and +100 mV |

SERIAL PERIPHERAL INTERFACE

Table 10.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|----------------------------|-----------------------|-----|-----------------|------|----------------|---|
| Serial Input Logic High | 1.8 | | V _{CC} | V | P _F | |
| Serial Input Logic Low | 0 | | 0.7 | V | P _F | |
| Input Bias Current | -10 | +1 | +10 | µA | P | Tested at 0.0 V and 3.3 V |
| SCLK Clock Rate | | 50 | | MHz | P _F | |
| SCLK Pulse Width | | 9 | | ns | C _T | |
| SCLK Crosstalk on DUTx Pin | | 8 | | mV | C _B | PE disabled, PMU FV enabled and forcing 0 V |
| Serial Output Logic High | V _{CC} - 0.4 | | V _{CC} | V | P _F | Sourcing 2 mA |
| Serial Output Logic Low | 0 | | 0.8 | V | P _F | Sinking 2 mA |
| Update Time | | 10 | | µs | D | Maximum delay time required for the part to enter a stable state after a serial bus command is loaded |

HVOUT DRIVER

Table 11.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|----------------------------------|------|------|--------------------------|-------|----------------|---|
| VHH BUFFER | | | | | | VHH = (VT + 1 V) × 2 + DUTGND |
| Voltage Range | 5.9 | | V _{PLUS} - 3.25 | V | D | V _{PLUS} = 16.75 V nominal; in this condition, V _{HVOUT} maximum = 13.5 V |
| Output High | 13.5 | | | V | P | VHH mode enabled, RCVx pins active, VHH level = full scale, sourcing 15 mA |
| Output Low | | | 5.9 | V | P | VHH mode enabled, RCVx pins active, VHH level = zero scale, sinking 15 mA |
| Accuracy Uncalibrated | -500 | ±100 | +500 | mV | P | VHH mode enabled, RCVx pins active, V _{HVOUT} error measured at calibration points of 7 V and 12 V |
| Offset Tempco | | 1 | | mV/°C | C _T | Measured at calibration points |
| Resolution | | 1.21 | 1.5 | mV | P _F | VHH mode enabled, RCVx pins active, after two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 7 V and 12 V |
| INL | -30 | ±15 | +30 | mV | P | VHH mode enabled, RCVx pins active, after two-point gain/offset calibration; measured over VHH range of 5.9 V to 13.5 V |
| DUTGND Voltage Accuracy | | ±1 | | mV | C _T | Over ±0.1 V range; measured at end points of VHH functional range |
| Output Resistance | | 1 | 10 | Ω | P | VHH mode enabled, RCVx pins active, source: VHH = 10.0 V, I _{HVOUT} = 0 mA and 15 mA; sink: VHH = 6.5 V, I _{HVOUT} = 0 mA and -15 mA; ΔV/ΔI |
| DC Output Current Limit Source | 60 | | 100 | mA | P | VHH mode enabled, RCVx pins active, VHH = 10.0 V, short HVOUT pin to 5.9 V, measure current |
| DC Output Current Limit Sink | -100 | | -60 | mA | P | VHH mode enabled, RCVx pins active, VHH = 6.5 V, short HVOUT pin to 14.1 V, measure current |
| Rise Time (From VL or VH to VHH) | | 175 | | ns | C _B | VHH mode enabled, toggle RCVx pins, VHH = 13.5 V, VL = VH = 3.0 V; 20% to 80%, for DATAx high and DATAx low |

ADATE302-02

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|-------------------------------------|------|------|------|-------|----------------|---|
| Fall Time (From VHH to VL or VH) | | 23 | | ns | C _B | VHH mode enabled, toggle RCVx pins, VHH = 13.5 V, VL = VH = 3.0 V; 20% to 80%, for DATAx high and DATAx low |
| Preshoot, Overshoot, and Undershoot | | ±100 | | mV | C _B | VHH mode enabled, toggle RCVx pins, VHH = 13.5 V, VL = VH = 3.0 V; for DATAx high and DATAx low |
| VL/VH BUFFER | | | | | | |
| Voltage Range | -0.1 | | +6.0 | V | D | |
| Accuracy Uncalibrated | -500 | ±100 | +500 | mV | P | VHH mode enabled, RCVx pins inactive, error measured at calibration points of 0 V and 5 V |
| Offset Tempco | | 1 | | mV/°C | C _T | Measured at calibration points |
| Resolution | | 0.61 | 0.75 | mV | P _F | VHH mode enabled, RCVx pins inactive, after two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 0 V and 5 V |
| INL | -20 | ±4 | +20 | mV | P | VHH mode enabled, RCVx pins inactive, after two-point gain/offset calibration; measured over range of -0.1 V to +6.0 V |
| DUTGND Voltage Accuracy | | ±2 | | mV | C _T | Over ±0.1 V range; measured at end points of VH and VL, functional range |
| Output Resistance | 46 | 48 | 50 | Ω | P | VHH mode enabled, RCVx pins inactive, source: VH = 3.0 V, I _{HVOUT} = 1 mA and 50 mA; sink: VL = 2.0 V, I _{HVOUT} = -1 mA and -50 mA; ΔV/ΔI |
| DC Output Current Limit Source | 60 | | 100 | mA | P | VHH mode enabled, RCVx pins inactive, VH = 6.0 V, short HVOUT pin to -0.1 V, DATAx high, measure current |
| DC Output Current Limit Sink | -100 | | -60 | mA | P | VHH mode enabled, RCVx pins inactive, VL = -0.1 V, short HVOUT pin to 6.0 V, DATAx low, measure current |
| Rise Time (VL to VH) | | 10.0 | | ns | C _B | VHH mode enabled, RCVx pins inactive, VL = 0.0 V, VH = 3.0 V, toggle DATAx pins; 20% to 80% |
| Fall Time (VH to VL) | | 11.3 | | ns | C _B | VHH mode enabled, RCVx pins inactive, VL = 0.0 V, VH = 3.0 V, toggle DATAx pins; 20% to 80% |
| Preshoot, Overshoot, and Undershoot | | ±54 | | mV | C _B | VHH mode enabled, RCV inactive, VL = 0.0 V, VH = 3.0 V, toggle DATAx pins |

OVERVOLTAGE DETECTOR (OVD)

Table 12.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|-------------------------------------|------|-----|------|------|----------------|--|
| DC CHARACTERISTICS | | | | | | |
| Programmable Voltage Range | -3.0 | | +7.0 | V | D | |
| Accuracy Uncalibrated | -200 | | +200 | mV | P | OVD offset errors measured at programmed levels of 7.0 V and -3.0 V |
| Hysteresis | | 112 | | mV | C _B | |
| LOGIC OUTPUT CHARACTERISTICS | | | | | | |
| Off State Leakage | | 10 | 1000 | nA | P | Disable OVD alarm, apply 3.3 V to OVD_CHx pin, measure leakage current |
| Maximum On Voltage @100 μA | | 0.2 | 0.7 | V | P | Activate alarm, force 100 μA into OVD_CHx, measure active alarm voltage |
| Propagation Delay | | 1.8 | | μs | C _B | For OVD high: DUTx = 0 V to 6 V swing, OVD_CHx high = 3.0 V, OVD_CHx low = -3.0 V; for OVD_CHx low: DUTx = 0 V to 6 V swing, OVD_CHx high = 7.0 V, OVD_CHx low = 3.0 V |

16-BIT DAC MONITOR MUX

Table 13.

| Parameter | Min | Typ | Max | Unit | Test Level | Conditions/Comments |
|----------------------------|------|-----|------|------------|----------------|---|
| DC CHARACTERISTICS | | | | | | |
| Programmable Voltage Range | -2.5 | | +7.5 | V | D | PMUDAC = 0.0 V, FV, I = 0 μ A, 200 μ A; $\Delta V/\Delta I$ |
| Output Resistance | | 16 | | k Ω | C _T | |

ABSOLUTE MAXIMUM RATINGS

Table 14.

| Parameter | Rating |
|---|----------------------|
| Supply Voltages | |
| Positive Supply Voltage (V_{DD} to GND) | -0.5 V to +11.0 V |
| Positive V_{CC} Supply Voltage (V_{CC} to GND) | -0.5 V to +4.0 V |
| Negative Supply Voltage (V_{SS} to GND) | -6.25 V to +0.5 V |
| Supply Voltage Difference (V_{DD} to V_{SS}) | -1.0 V to +16.5 V |
| Reference Ground (DUTGND to GND) | -0.5 V to +0.5 V |
| AGND to DGND | -0.5 V to +0.5 V |
| VPLUS Supply Voltage (V_{PLUS} to GND) | -0.5 V to +17.5 V |
| Input Voltages | |
| Input Common-Mode Voltage | V_{SS} to V_{DD} |
| Short-Circuit Voltage ¹ | -3.0 V to +8.0 V |
| High Speed Input Voltage ² | 0 to V_{CC} |
| High Speed Differential Input Voltage ³ | 0 to V_{CC} |
| VREF | -0.5 V to +5.5 V |
| DUTx I/O Pin Current | |
| DCL Maximum Short-Circuit Current ⁴ | ±140 mA |
| Temperature | |
| Operating Temperature, Junction | 125°C |
| Storage Temperature Range | -65°C to +150°C |

¹ $R_L = 0 \Omega$, V_{DUTx} continuous short-circuit condition (VH, VL, VT, high-Z, VCOM, clamp modes).

² DATAxP, DATAxN, RCVxP, RCVxN, under source $R = 0 \Omega$.

³ DATAxP to DATAxN, RCVxP, RCVxN.

⁴ $R_L = 0 \Omega$, $V_{DUTx} = -3 V$ to +8 V; DCL current limit. Continuous short-circuit condition. ADATE302-02 must current limit and survive continuous short circuit.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table 15. Thermal Resistance

| Package Type | θ_{JA} | θ_{JC} | Unit |
|-----------------|---------------|---------------|------|
| 84-Ball CSP_BGA | 31.1 | 0.51 | °C/W |

EXPLANATION OF TEST LEVELS

| | |
|----------------|---|
| D | Definition |
| S | Design verification simulation |
| P | 100% production tested |
| P _F | Functionally checked during production test |
| C _T | Characterized on tester |
| C _B | Characterized on bench |

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

| | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|-----------|-----------|----------------|------|----------------|----------------|-----------|----------------|-----------|---------------------|
| A | HVOUT | PMUS_CH0 | VSSO_0 (DRIVE) | DUT0 | VDDO_0 (DRIVE) | VDDO_1 (DRIVE) | DUT1 | VSSO_1 (DRIVE) | PMUS_CH1 | TEMPSENSE |
| B | VPLUS | SCAP0 | VSS | AGND | VDD | VDD | AGND | VSS | SCAP1 | VDD/VDD_TMPSENS |
| C | FFCAP_0B | AGND | DATA0N | VSS | VDD | VDD | VSS | DATA1N | AGND | FFCAP_1B |
| D | OVD_CH0 | VDD | DATA0P | | | | | DATA1P | VDD | OVD_CH1 |
| E | FFCAP_0A | VSS | RCV0N | | | | | RCV1N | VSS | FFCAP_1A |
| F | AGND | AGND | RCV0P | | | | | RCV1P | AGND | AGND |
| G | COMP_QL0P | COMP_QL0N | COMP_VTT0 | | | | | COMP_VTT1 | COMP_QL1N | COMP_QL1P |
| H | COMP_QH0P | COMP_QH0N | AGND | VSS | VDD | VDD | VSS | AGND | COMP_QH1N | COMP_QH1P |
| J | AGND | AGND | AGND | RST | SDIN | DGND | DAC16_MON | AGND | AGND | AGND |
| K | VREF_GND | VREF | AGND | VCC | SCLK | SDOUT | CS | AGND | DUTGND | MEASOUT01/TEMPSENSE |

0779-002

Figure 2. 84-Ball BGA Pin Configuration, Bottom Side (BGA Balls Are Visible)

Table 16. Pin Function Descriptions


| BGA Designator | Mnemonic | Description |
|----------------|-----------------|---|
| A1 | TEMPSENSE | Temperature Sense Output |
| A2 | PMUS_CH1 | PMU External Sense Path Channel 1 |
| A3 | VSSO_1 (Drive) | Driver Output Supply -5.75 V Channel 1 |
| A4 | DUT1 | Device Under Test Channel 1 |
| A5 | VDDO_1 (Drive) | Driver Output Supply +10.0 V Channel 1 |
| A6 | VDDO_0 (Drive) | Driver Output Supply +10.0 V Channel 0 |
| A7 | DUT0 | Device Under Test Channel 0 |
| A8 | VSSO_0 (Drive) | Driver Output Supply -5.75 V Channel 0 |
| A9 | PMUS_CH0 | PMU External Sense Path Channel 0 |
| A10 | HVOUT | High Voltage Driver Output |
| B1 | VDD/VDD_TMPSENS | Temperature Sense Supply +10.0 V |
| B2 | SCAP1 | PMU Stability Capacitor Connection Channel 1 (330 pF) |

ADATE302-02

| BGA Designator | Mnemonic | Description |
|----------------|-----------|---|
| B3 | VSS | Supply –5.75 V |
| B4 | AGND | Analog Ground |
| B5 | VDD | Supply +10.0 V |
| B6 | VDD | Supply +10.0 V |
| B7 | AGND | Analog Ground |
| B8 | VSS | Supply –5.75 V |
| B9 | SCAP0 | PMU Stability Capacitor Connection Channel 0 (330 pF) |
| B10 | VPLUS | Supply +16.75 V |
| C1 | FFCAP_1B | PMU Feedforward Capacitor Connection B Channel 1 (220 pF) |
| C2 | AGND | Analog Ground |
| C3 | DATA1N | Driver Data Input (Negative) Channel 1 |
| C4 | VSS | Supply –5.75 V |
| C5 | VDD | Supply +10.0 V |
| C6 | VDD | Supply +10.0 V |
| C7 | VSS | Supply –5.75 V |
| C8 | DATA0N | Driver Data Input (Negative) Channel 0 |
| C9 | AGND | Analog Ground |
| C10 | FFCAP_0B | PMU Feedforward Capacitor Connection B Channel 0 (220 pF) |
| D1 | OVD_CH1 | Overvoltage Detection Flag Output Channel 1 |
| D2 | VDD | Supply +10.0 V |
| D3 | DATA1P | Driver Data Input (Positive) Channel 1 |
| D8 | DATA0P | Driver Data Input (Positive) Channel 0 |
| D9 | VDD | Supply +10.0 V |
| D10 | OVD_CH0 | Overvoltage Detection Flag Output Channel 0 |
| E1 | FFCAP_1A | PMU Feedforward Capacitor Connection A Channel 1 (220 pF) |
| E2 | VSS | Supply –5.75 V |
| E3 | RCV1N | Receive Data Input (Negative) Channel 1 |
| E8 | RCV0N | Receive Data Input (Negative) Channel 0 |
| E9 | VSS | Supply –5.75 V |
| E10 | FFCAP_0A | PMU Feedforward Capacitor Connection A Channel 0 (220 pF) |
| F1 | AGND | Analog Ground |
| F2 | AGND | Analog Ground |
| F3 | RCV1P | Receive Data Input (Positive) Channel 1 |
| F8 | RCV0P | Receive Data Input (Positive) Channel 0 |
| F9 | AGND | Analog Ground |
| F10 | AGND | Analog Ground |
| G1 | COMP_QL1P | Low-Side Comparator Output (Positive) Channel 1 |
| G2 | COMP_QL1N | Low-Side Comparator Output (Negative) Channel 1 |
| G3 | COMP_VTT1 | Comparator Supply Termination Channel 1 |
| G8 | COMP_VTT0 | Comparator Supply Termination Channel 0 |
| G9 | COMP_QL0N | Low-Side Comparator Output (Negative) Channel 0 |
| G10 | COMP_QL0P | Low-Side Comparator Output (Positive) Channel 0 |
| H1 | COMP_QH1P | High-Side Comparator Output (Positive) Channel 1 |
| H2 | COMP_QH1N | High-Side Comparator Output (Negative) Channel 1 |
| H3 | AGND | Analog Ground |
| H4 | VSS | Supply –5.75 V |
| H5 | VDD | Supply +10.0 V |
| H6 | VDD | Supply +10.0 V |
| H7 | VSS | Supply –5.75 V |
| H8 | AGND | Analog Ground |

| BGA Designator | Mnemonic | Description |
|-----------------------|---------------------|--|
| H9 | COMP_QH0N | High-Side Comparator Output (Negative) Channel 0 |
| H10 | COMP_QH0P | High-Side Comparator Output (Positive) Channel 0 |
| J1 | AGND | Analog Ground |
| J2 | AGND | Analog Ground |
| J3 | AGND | Analog Ground |
| J4 | DAC16_MON | 16-Bit DAC Monitor Mux Output |
| J5 | DGND | Digital Ground |
| J6 | SDIN | Serial Peripheral Interface (SPI) Data In |
| J7 | RST | Serial Peripheral Interface (SPI) Reset |
| J8 | AGND | Analog Ground |
| J9 | AGND | Analog Ground |
| J10 | AGND | Analog Ground |
| K1 | MEASOUT01/TEMPSENSE | Muxed Output Shared by PMU MEASOUT Channel 0, PMU MEASOUT Channel 1, Temperature Sense and Temperature Sense GND Reference |
| K2 | DUTGND | DUT Ground Reference |
| K3 | AGND | Analog Ground |
| K4 | CS | Serial Peripheral Interface (SPI) Chip Select |
| K5 | SDOUT | Serial Peripheral Interface (SPI) Data Out |
| K6 | SCLK | Serial Peripheral Interface (SPI) Clock |
| K7 | VCC | Supply +3.3 V |
| K8 | AGND | Analog Ground |
| K9 | VREF | +5 V DAC Reference Voltage |
| K10 | VREF_GND | DAC Ground Reference |

ADATE302-02



- NOTES**
 1. NC = NO CONNECT.
 2. EXPOSED PAD IS CONNEC TED TO V_{SS}.

07276-002

Figure 3. 100-Lead TQFP_EP Pin Configuration

Table 17. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|---------|----------------|---|
| 1 | NC | No Connect. No physical connection to die. |
| 2 | NC | No Connect. No physical connection to die. |
| 3 | TEMPSENSE | Temperature Sense Output. |
| 4 | VDD/VDD_TMPSNS | Temperature Sense Supply +10.0 V. |
| 5 | SCAP1 | PMU Stability Capacitor Connection Channel 1 (330 pF). |
| 6 | FFCAP_1B | PMU Feed Forward Capacitor Connection B Channel 1 (220 pF). |
| 7 | VDD | Supply +10.0 V. |
| 8 | OVD_CH1 | Overvoltage Detection Flag Output Channel 1. |
| 9 | DATA1N | Driver Data Input (Negative) Channel 1. |
| 10 | DATA1P | Driver Data Input (Positive) Channel 1. |
| 11 | FFCAP_1A | PMU Feedforward Capacitor Connection A Channel 1 (220 pF). |
| 12 | VSS | Supply -5.75 V. |