

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# ANALOG 200 MHz Dual Integrated DUL WILLI LEVEL DEVICES Setting DACs, Per Pin PMU, and Per Chip VHH

ADATE304 **Data Sheet** 

#### **FEATURES**

#### Driver

3-level driver with high-Z mode and built-in clamps **Precision trimmed output resistance** 

Low leakage mode (typically <10 nA)

Voltage range: up to -2.0 V to +6.0 V

2.4 ns minimum pulse width, 2 V terminated

#### Comparator

Window and differential comparator 500 MHz input equivalent bandwidth

±12 mA maximum current capability

#### Per pin PMU

Force voltage range: up to −2.0 V to +6.0 V

5 current ranges: 32 mA, 2 mA, 200 μA, 20 μA, 2 μA

14-bit DAC for DCL levels

Typically < ±5 mV INL (calibrated)

16-bit DAC for PMU levels

Typically < ±1.5 mV INL (calibrated) linearity in FV mode **HVOUT** output buffer

0 V to 13.5 V output range

84-lead, 9 mm × 9 mm, CSP\_BGA package

900 mW per channel with no load

#### **APPLICATIONS**

**Automatic test equipment** Semiconductor test systems **Board test systems** Instrumentation and characterization equipment

#### GENERAL DESCRIPTION

The ADATE304 is a complete, single-chip solution that performs the pin electronic functions of the driver, the comparator, and the active load (DCL), per pin PMU, and dc levels for ATE applications. The device also contains an HVOUT driver with a VHH buffer capable of generating up to 13.5 V.

The driver features three active states: data high mode, data low mode, and term mode, as well as an inhibit state. The inhibit state, in conjunction with the integrated dynamic clamp, facilitates the implementation of a high speed active termination. The ADATE304 supports two output voltage ranges: -2.0 V to +6.0 V and -1.25 V to +6.75 V by adjusting the positive and negative supply voltages.

Each channel of the ADATE304 features a high speed window comparator per pin for functional testing, as well as a per pin PMU with FV, or FI and MV, or MI functions. All necessary dc levels for DCL functions are generated by on-chip 14-bit DACs. The per pin PMU features an on-chip 16-bit DAC for high accuracy and contains integrated range resistors to minimize external component counts.

The ADATE304 uses a serial bus to program all functional blocks and has an on-board temperature sensor for monitoring the device temperature.

# **TABLE OF CONTENTS**

Features	1
Applications	1
General Description	1
Revision History	2
Functional Block Diagram	3
Specifications	4
Total Function	4
Driver	5
Reflection Clamp	7
Normal Window Comparator	7
Differential Comparator	9
Active Load	10
PMU	11
External Sense (PMUS_CHx)	16
DUTGND Input	16
Serial Peripheral Interface	16
HVOUT Driver	17
Overvoltage Detector (OVD)	18
16-Bit DAC Monitor MUX	18
Absolute Maximum Ratings	19
REVISION HISTORY	
4/2017—Rev. 0 to Rev. A	

Thermal Resistance
Explanation of Test Levels
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
SPI Details
Definition of SPI Word34
Write Operation
Read Operation
Reset Operation
Register Map
Details of Registers
User Information41
Power Supply Considerations41
Truth Tables41
Details of DACs vs. Levels
Recommended PMU Mode Switching Sequences 45
Block Diagrams
Outline Dimensions51
Ordering Guide51

Changes to Power Supplies Parameter, Table 1 ...... 4

10/2008—Revision 0: Initial Version

# **FUNCTIONAL BLOCK DIAGRAM**




Figure 1. One of Two Channels

## **SPECIFICATIONS**

Characterization and production tests performed using Power Supply Range 1 (see Table 37).  $V_{DD} = +10.75 \text{ V}$ ,  $V_{CC} = +3.3 \text{ V}$ ,  $V_{SS} = -5.00 \text{ V}$ ,  $V_{PLUS} = +16.75 \text{ V}$ ,  $V_{COMP\_VTT} = +3.3 \text{ V}$ ,  $V_{REF} = +5.0 \text{ V}$ ,  $V_{REF\_GND} = 0.0 \text{ V}$ . All default test conditions are as defined in Table 38. All specified values are at  $T_J = 55^{\circ}\text{C}$ , where  $T_J$  corresponds to the internal temperature sensor and the temperature coefficients are measured at  $T_J = 55^{\circ}\text{C} \pm 20^{\circ}\text{C}$ , unless otherwise noted. Typical values are based on design, simulation analyses, and/or limited bench evaluations. Typical values are not tested or guaranteed. Test levels are specified in the Explanation of Test Levels section.

#### **TOTAL FUNCTION**

Table 1.

Davamatan	Ch.al	A4:	T		11	Test	Test Conditions/Comments
Parameter TOTAL FUNCTION	Symbol	Min	Тур	Max	Unit	Level	rest Conditions/Comments
Output Leakage Current		20.0		. 20.0	^	P	1.25.V 4.V 4.4.C.0.V/.DMII.amd.DE.dianblad
PE Disable Range E		-20.0	+5.3	+20.0	nA	P	$-1.25 \text{ V} < \text{V}_{\text{DUTx}} < +6.0 \text{ V}$ ; PMU and PE disabled via SPI; PMU Range E, VCH = 7.0 V, VCL = $-2.5 \text{ V}$
PE Disable Range A to Range D			5.3		nA	C⊤	$-1.25 \text{ V} < \text{V}_{\text{DUTx}} < +6.0 \text{ V}$ ; PMU and PE disabled via
			5.5				SPI; PMU Range A, PMU Range B, PMU Range C, and PMU Range D, VCH = +7.0 V, VCL = -2.5 V
High-Z Mode		-400	+5.4	+400	nA	Р	$-1.25 \text{ V} < \text{V}_{\text{DUTx}} < +6.0 \text{ V}$ ; PMU disabled and PE enabled via SPI; RCV active, VCH = $+7.0 \text{ V}$ , VCL = $-2.5 \text{ V}$
Output Capacitance			4		рF	S	VTERM mode operation
DUT Pin Range		-1.25		+6.0	V	D	·
POWER SUPPLIES							
Total Supply Range, VPLUS to VSS			22.5	23.25	V	D	Defines PSRR conditions
VPLUS Supply	$V_{PLUS}$	16.25	16.75	17.25	V	D	Defines PSRR conditions
Positive Supply	$V_{DD}$	10.25	10.75	11.25	٧	D	Defines PSRR conditions
Negative Supply	$V_{SS}$	-5.25	-5.00	-4.75	V	D	Defines PSRR conditions
Logic Supply	V <sub>CC</sub>	3.1	3.3	3.5	V	D	Defines PSRR conditions
Comparator Termination	$V_{COMP\_VTT}$	3.3		5.0	V	D	
V <sub>PLUS</sub> Supply Current	I <sub>PLUS</sub>	-1.0	+1.3	+3.0	mA	Р	HVOUT disabled
		4.0	12.7	16.0	mA	Р	HVOUT enabled, RCV active, no load, VHH = 12 V
Logic Supply Current	Icc	1.0	2.7	4.0	mA	Р	Quiescent (SPI is static)
Comparator Termination Current	I <sub>COMP_VTT</sub>	10.0	17	26.0	mA	Р	
Positive Supply Current	I <sub>DD</sub>	72	94	106	mA	Р	Load power down (IOH = IOL = $0 \text{ mA}$ )
Negative Supply Current	Iss	100	118	135	mA	Р	Load power down (IOH = IOL = 0 mA)
Total Power Dissipation		1.0	1.68	1.96	W	Р	Load power down (IOH = IOL = 0 mA)
Positive Supply Current	I <sub>DD</sub>	102	134	161	mA	Р	Load active off (IOH = IOL = 12 mA)
Negative Supply Current	Iss	130	155	190	mA	Р	Load active off (IOH = IOL = 12 mA)
<b>Total Power Dissipation</b>		1.8	2.3	2.64	W	Р	Load active off (IOH = IOL = 12 mA)
TEMPERATURE MONITORS							
Temperature Sensor Gain			10		mV/K	C <sub>T</sub>	
Temperature Sensor Accuracy Without Calibration over 25°C to 100°C			6		°C	C <sub>T</sub>	Temperature voltage available on Pin A1 at all times and on Pin K1 (MEASOUT01/TEMPSENSE) when selected (see Table 24 and Table 36)
VREF INPUT							
Reference Input Voltage Range for DACs (VREF Pin)		4.95	5	5.05	V	D	Referenced to V <sub>REF_GND</sub> ; not referenced to V <sub>DUTGND</sub>
Input Bias Current			0.1	100	μΑ	Р	Tested with 5 V applied

## **DRIVER**

 $VH-VL \geq 200 \; mV$  (to meet dc and ac specifications).

Table 2.

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
DC SPECIFICATIONS						
High Speed Differential Logic Input Characteristics (DATAxx, RCVxx)						
Input Termination Resistance	92	100	108	Ω	Р	Push 6 mA into xP pins <sup>1</sup> , force 1.3 V on xN pins <sup>1</sup> ; measure voltage from xP to xN <sup>1</sup> , calculate resistance $(\Delta V/\Delta I)$
Input Voltage Differential	0.2		1.0	V	$P_F$	
Common-Mode Voltage	0.85		2.35	V	P <sub>F</sub>	
	0.85		3.5	V	D	
Input Bias Current	-20.0	+2.2	+20.0	μΑ	Р	Each pin tested at 2.85 V and 0.35 V while the other high speed pin remains open
Pin Output Characteristics						
Output High Range, VH	-1.15		+6.75	V	D	
Output Low Range, VL	-1.25		+6.65	V	D	
Output Term Range, VT	-1.25		+6.75	V	D	
Functional Amplitude (VH – VL)	0.0	8.0		V	D	Amplitude can be programmed to VH = VL, accuracy specifications apply when VH $-$ VL $\ge$ 200 mV
DC Output Current Limit Source	75	100	120	mA	Р	Driver high, VH = 6.75 V, short DUTx pin to –1.25 V, measure current
DC Output Current Limit Sink	-120	-100	-75	mA	Р	Driver low, $VL = -1.25 \text{ V}$ , short DUTx pin to $+6.75 \text{ V}$ , measure current
Output Resistance, ±50 mA	45.0	47.0	49.0	Ω	Р	Source: driver high, VH = $+3.0$ V, $I_{DUTx}$ = $+1$ mA and $+50$ mA; sink: driver low, VL = $0.0$ V, $I_{DUTx}$ = $-1$ mA and $-50$ mA; $\Delta V_{DUT}/\Delta I_{DUT}$
ABSOLUTE ACCURACY						VH tests done with VL = $-2.5$ V and VT = $-2.5$ V; VL tests done with VH = $+7.5$ V and VT = $+7.5$ V; VT tests done with VL = $-2.5$ V and VH = $+7.5$ V; unless otherwise specified
VH, VL, VT Uncalibrated Accuracy	-250	±75	+250	mV	Р	Error measured at calibration points of 0 V and 5 V
VH, VL, VT Offset Tempco		±450		μV/°C	C <sub>™</sub>	Measured at calibration points
VH, VL, VT DNL		±1		mV	C <sub>™</sub>	After two-point gain/offset calibration
VH, VL, VT INL	-10	±2.5	+10	mV	Р	After two-point gain/offset calibration; measured over driver output ranges
VH, VL, VT Resolution		0.6	+1	mV	P <sub>F</sub>	After two-point gain/offset calibration; range/number of DAC bits as measured at calibration points of 0 V and 5 V
DUTGND Voltage Accuracy	-7	±1.3	+7	mV	Р	Over ±0.1 V range; measured at endpoints of VH, VL, and VT functional range
VH, VL, VT Crosstalk		±2		mV	Ст	$VL = -1.25 \text{ V}: VH = -1.15 \text{ V} \rightarrow +6.75 \text{ V}, VT = -1.25 \text{ V} \rightarrow +6.75 \text{ V};$ $VH = +6.75 \text{ V}: VL = -1.25 \text{ V} \rightarrow +6.65 \text{ V}, VT = -1.25 \text{ V} \rightarrow +6.75 \text{ V};$
						$VT = +1.25 \text{ V}$ : $VL = -1.25 \text{ V} \rightarrow +6.65 \text{ V}$ , $VH = -1.15 \text{ V} \rightarrow +6.75 \text{ V}$ dc crosstalk on VL, VH, VT output level when other driver DAC are varied
Overall Voltage Accuracy		±10		mV	C⊤	Sum of INL, crosstalk, DUTGND, and tempco over ±5°C, after gain/offset calibration
VH, VL, VT DC PSRR		±15		mV/V	C⊤	Measured at calibration points
AC SPECIFICATIONS						
Rise/Fall Times						Toggle DATAxx
0.2 V Programmed Swing		950		ps	C <sub>B</sub>	VH = 0.2 V, VL = 0.0 V, terminated; 20% to 80%
1.0 V Programmed Swing		850		ps	Св	VH = 1.0 V, VL = 0.0 V, terminated; 20% to 80%
2.0 V Programmed Swing	850	1150	1350	ps	Св	VH = 3.0 V, VL = 0.0 V, terminated; 20% to 80%
3.0 V Programmed Swing		1500		ps	P/C <sub>B</sub>	VH = 3.0 V, VL = 0.0 V, terminated; 20% to 80%
3.0 V Programmed Swing		2000		ps	Св	VH = 3.0 V, VL = 0.0 V, unterminated; 10% to 90%
5.0 V Programmed Swing		3100		ps	Св	VH = 5.0V, VL = 0.0 V, unterminated; 10% to 90%
Rise-to-Fall Matching		40		ps	Св	VH = 3.0 V, $VL = 0.0 V$ , terminated; rise-to-fall within one channel

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
Minimum Pulse Width						Toggle DATAxx
1.0 V Programmed Swing		1.7		ns	$C_B$	VH = 1.0 V, VL = 0.0 V, terminated; timing error $\pm$ 75 ps
		1.7		ns	Св	VH = 1.0 V, VL = 0.0 V, terminated; less than 10% amplitude degradation
2.0 V Programmed Swing		2.0		ns	C <sub>B</sub>	VH = 2.0 V, VL = 0.0 V, terminated; timing error $\pm$ 75 ps
		2.2		ns	Св	VH = 2.0 V, VL = 0.0 V, terminated; less than 10% amplitude degradation
3.0 V Programmed Swing		2.7		ns	C <sub>B</sub>	VH = 3.0 V, VL = 0.0 V, terminated; timing error $\pm$ 75 ps
		2.7		ns	Св	VH = 3.0 V, VL = 0.0 V, terminated; less than 10% amplitude degradation
Maximum Toggle Rate						
2.0 V Programmed Swing		200		MHz	C <sub>B</sub>	VH = 2.0 V, VH = 0.0 V, terminated, 10% amplitude degradation
Dynamic Performance, Drive (VH to VL and VL to VH)						Toggle DATAxx
Propagation Delay Time		3.0		ns	C <sub>B</sub>	VH = 2.0 V, VL = 0.0 V, terminated
Propagation Delay Tempco		3.0		ps/°C	C <sub>T</sub>	VH = 2.0 V, VL = 0.0 V, terminated
Delay Matching						VH = 2.0 V, VL = 0.0 V, terminated
Edge to Edge		80		ps	$C_B$	Rising vs. falling
Channel to Channel		30		ps	$C_B$	Rising vs. rising, falling vs. falling
Delay Change vs. Duty Cycle		30		ps	C <sub>B</sub>	VH = 3.0 V, VL = 0.0 V, terminated; 5% to 95% duty cycle; 1 MHz
Overshoot and Undershoot		30		mV	C <sub>B</sub>	VH = 3.0 V, VL = 0.0 V, terminated
Settling Time (VH to VL)						Toggle DATAxx
To Within 3% of Final Value		4		ns	C <sub>B</sub>	VH = 3.0 V, VL = 0.0 V, terminated
To Within 1% of Final Value		25		ns	C <sub>B</sub>	VH = 3.0 V, VL = 0.0 V, terminated
Dynamic Performance, VT						Toggle RCVxx
(VH or VL to VT and VT to VH or VL) Propagation Delay Time		3.7		nc	C <sub>B</sub>	VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated
Delay Matching, Edge to Edge		3.7 150		ns ps	C <sub>B</sub>	VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated; rising vs. falling
Propagation Delay Tempco		4.0		ps/°C	C <sub>T</sub>	VH = 3.0  V, VT = 1.5  V, VL = 0.0  V,  terminated VH = 3.0  V, VT = 1.5  V, VL = 0.0  V,  terminated
Transition Time, Active to VT		1.0		'		VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated VH = 3.0 V, VT = 1.5 V, VL = 0.0 V, terminated; 20% to 80%
and VT to Active		1.0		ns	Св	
Dynamic Performance, Inhibit (VH or VL to/from Inhibit)						Toggle RCVxx
Propagation Delay Time						VH = +1.0 V, $VL = -1.0 V$ , terminated
Active to Inhibit		4.5		ns	Св	
Inhibit to Active		7.9		ns	C <sub>B</sub>	
Transition Time						VH = +1.0 V, $VL = -1.0 V$ , terminated; 20% to 80%
Active to Inhibit		2.9		ns	C <sub>B</sub>	
Inhibit to Active		0.65		ns	C <sub>B</sub>	
I/O Spike		190		mV	C <sub>B</sub>	VH = 0.0 V, $VL = 0.0 V$ , terminated

<sup>&</sup>lt;sup>1</sup> The xP pins include DATA0P, DATA1P, RCV0P, and RCV1P; the xN pins include DATA0N, DATA1N, RCV0N, and RCV1N. For example, push 6 mA into the DATA0P pin, force 1.3 V into DATA0N, and measure the voltage from DATA0P to DATA0N.

#### **REFLECTION CLAMP**

Clamp accuracy specifications apply when VCH > VCL.

Table 3.

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
VCH						
Range	-1.0		+6.75	V	D	
Uncalibrated Accuracy	-200	±50	+200	mV	Р	Driver high-Z, sinking 1 mA; VCH error measured at the calibration points of 0.0 V and 5.0 V
Resolution		0.6	0.75	mV	P <sub>F</sub>	Driver high-Z, sinking 1 mA; after two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points of 0.0 V and 5.0 V
DNL		±1		mV	Ст	Driver high-Z, sinking 1 mA; after two-point gain/offset calibration
INL	-40	±2	+40	mV	Р	Driver high-Z, sinking 1 mA; after two-point gain/offset calibration; measured over VCH range of –1.0 V to +6.75 V
Tempco		-0.3		mV/°C	$C_T$	Measured at calibration points
VCL						
Range	-1.25		+5.75	V	D	
Uncalibrated Accuracy	-200	±50	+200	mV	Р	Driver high-Z, sourcing 1 mA; VCL error measured at the calibration points of 0.0 V and 5.0 V
Resolution		0.6	0.75	mV	P <sub>F</sub>	Driver high-Z, sourcing 1 mA; after two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points of 0.0 V and 5.0 V
DNL		±1		mV	C <sub>T</sub>	Driver high-Z, sourcing 1 mA; after two-point gain/offset calibration
INL	-40	±2	+40	mV	Р	Driver high-Z, sourcing 1 mA; after two-point gain/offset calibration; measured over VCL range of –1.0 V to +5.75 V
Tempco		0.5		mV/°C	$C_T$	Measured at calibration points
DC CLAMP CURRENT LIMIT						
VCH	-120	-85	-60	mA	Р	Driver high-Z, VCH = 0 V, VCL = $-1.0$ V, $V_{DUTx}$ = $+5$ V
VCL	60	85	120	mA	Р	Driver high-Z, VCH = $6.75 \text{ V}$ , VCL = $5.0 \text{ V}$ , $V_{DUTx} = 0.0 \text{ V}$
DUTGND VOLTAGE ACCURACY	-7	±1	+7	mV	Р	Over ±0.1 V range; measured at the endpoints of VCH and VCL functional range

#### **NORMAL WINDOW COMPARATOR**

VOH tests done with VOL = -1.25 V; VOL tests done with VOH = 6.0 V, unless otherwise specified.

Table 4.

					Test	_
Parameter	Min	Тур	Max	Unit	Level	Test Conditions/Comments
DC SPECIFICATIONS						
Input Voltage Range	-1.25		+6.75	V	D	
Differential Voltage Range	±0.1		±8.0	V	D	
Comparator Input Offset Voltage Accuracy, Uncalibrated	-150	±30	+150	mV	Р	Offset measured at the calibration points of 0.0 V and 5.0 V
Comparator Threshold Resolution		0.6	1	mV	P <sub>F</sub>	After two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points of 0 V and 5 V
Comparator Threshold DNL		±1		mV	C⊤	After two-point gain/offset calibration
Comparator Threshold INL	-7	±1.3	+7	mV	Р	After two-point gain/offset calibration; measured over VOH, VOL range of –1.25 V to +6.75 V
Comparator Input Offset Voltage Tempco		±100		μV/°C	C <sub>T</sub>	Measured at calibration points
DUTGND Voltage Accuracy	-7	±0.5	+7	mV	Р	Over ±0.1 V range; measured at endpoints of VOH and VOL functional range

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
Comparator Uncertainty Range		6.0		mV	Св	V <sub>DUTx</sub> = 0 V, sweep comparator threshold to determine uncertainty region
DC Hysteresis		0.5		mV	C <sub>B</sub>	$V_{DUTx} = 0 V$
DC PSRR		±5		mV/V	C <sub>T</sub>	Measured at calibration points
Digital Output Characteristics						, , , , , , , , , , , , , , , , , , ,
Internal Pull-Up Resistance to Comparator, COMP_VTT Pin	40	50	60	Ω	Р	Pull 1 mA and 10 mA from Logic 1 leg and measure ΔV to calculate resistance; measured ΔV/9 mA; done for both comparator logic states
V <sub>сомР_vтт</sub> Range	3.3		5.0	٧	D	
Common-Mode Voltage		$V_{COMP\_VTT} - 1.88$		V	C <sub>T</sub>	Measured with $100 \Omega$ differential termination
	V <sub>COMP_VTT</sub> - 2.075		V <sub>COMP_VTT</sub> - 1.675	V	Р	Measured with no external termination
Differential Voltage		250		mV	Ст	Measured with 100 Ω differential termination
	400	500	600	mV	Р	Measured with no external termination
Rise/Fall Time, 20% to 80%		450		ps	Св	Measured with each comparator leg terminated 50 $\Omega$ to GND
AC SPECIFICATIONS						Input transition time = 800 ps, 10% to 90%; measured with each comparator leg terminated 50 $\Omega$ to GND, unless otherwise specified
Propagation Delay, Input to Output		1.75		ns	Св	$V_{DUTx} = 0$ V to 1.0 V swing, Driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = +0.50 V, VOL = -1.25 V; low-side measurement: VOH = +6.75 V, VOL = +0.50 V
Propagation Delay Tempco		5		ps/°C	Ст	$V_{DUTx} = 0$ V to 1.0 V swing, Driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = +0.50 V, VOL = -1.25 V; low-side measurement: VOH = +6.75 V, VOL = +0.50 V
Propagation Delay Matching						$V_{DUTx} = 0$ V to 1.0 V swing, Driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = +0.50 V, VOL = -1.25 V; low-side measurement: VOH = +6.75 V, VOL = +0.50 V
High Transition to Low Transition		200		ps	C <sub>B</sub>	
High to Low Comparator Propagation Delay Change (with Respect To)		50		ps	Св	
Slew Rate, 800 ps, 1 ns, 1.2 ns, and 2.2 ns (10% to 90%)		50		ps	Св	$V_{DUTx} = 0 \text{ V to } 1.0 \text{ V swing, Driver VTERM}$ mode, VT = 0.0 V; high-side measurement: VOH = +0.50 V, VOL = -1.25 V; low-side measurement: VOH = +6.75 V, VOL = +0.50 V
Overdrive, 250 mV and 1.0 V		75		ps	Св	For 250 mV: $V_{DUTx} = 0$ V to 0.5 V swing; for 1.0 V: $V_{DUTx} = 0$ V to 1.25 V swing; Driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = +0.25 V, VOL = -1.25 V; low-side measurement: VOH = +6.75 V, VOL = +0.25 V
Pulse Width, Sweep 1.6 ns to 10 ns		75		ps	Св	$V_{DUTx} = 0 \text{ V to } 1.0 \text{ V swing } @ 32.0 \text{ MHz,}$ Driver VTERM mode, VT = 0.0 V; high-side measurement: VOH = +0.5 V, VOL = -1.25 V; low-side measurement: VOH = +6.75 V, VOL = +0.5 V
Duty Cycle, 5% to 95%		50		ps	Св	$V_{DUTx} = 0$ V to 1.0 V swing @ 1.0 MHz, Driver VTERM mode, VT =0.0 V; high-side measurement: VOH = +0.50 V, VOL = -1.25 V; low-side measurement: VOH = +6.75 V, VOL = +0.50 V
Minimum Pulse Width		2.0		ns	Св	$V_{DUTx} = 0$ V to 1.0 V swing, Driver VTERM mode, VT = 0.0 V; less than 12% amplitude degradation measured by shmoo
Input Equivalent Bandwidth, Terminated		500		MHz	Св	$V_{DUTx} = 0 \text{ V to } 1.0 \text{ V swing, Driver VTERM}$ mode, VT = 0.0 V; as measured by shmoo
ERT High-Z Mode, 3 V, 20% to 80%		2.5		ns	Св	V <sub>DUTx</sub> = 0 V to 3.0 V swing, driver high-Z; as measured by shmoo; input transition time of ~2000 ps, 10% to 90%

## **DIFFERENTIAL COMPARATOR**

VOH tests done with VOL = -1.1 V, VOL tests done with VOH = +1.1 V, unless otherwise specified.

Table 5.

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
DC SPECIFICATIONS						
Input Voltage Range	-1.25		+4.5	V	D	
Operational Differential Voltage Range	±0.05		±1.1	٧	D	
Maximum Differential Voltage Range			±8	V	D	
Comparator Input Offset Voltage Accuracy, Uncalibrated	-150	±35	+150	mV	P/C <sub>T</sub>	Offset measured at differential calibration points $+1.0 \text{ V}$ and $-1.0 \text{ V}$ , with common mode $=0.0 \text{ V}$
VOH, VOL Resolution		0.6	1	mV	P <sub>F</sub>	After two-point gain/offset calibration; range/number of DAC bits as measured at differential calibration points +1.0 V and -1.0 V, with common mode = 0.0 V
VOH, VOL DNL		±1		mV	C <sub>T</sub>	After two-point gain/offset calibration; common mode = 0.0 V
VOH, VOL INL	-15	±2.0	+15	mV	Р	After two-point gain/offset calibration; measured over VOH, VOL range of -1.1 V to +1.1 V, common mode = 0.0 V
VOH, VOL Offset Voltage Tempco		±200		μV/°C	C⊤	Measured at calibration points
Comparator Uncertainty Range		18		mV	Св	V <sub>DUTx</sub> = 0 V, sweep comparator threshold to determine uncertainty region
DC Hysteresis		0.5		mV	Св	$V_{DUTx} = 0 V$
CMRR		0.15	1	mV/V	Р	Offset measured at common-mode voltage points of $-1.5 \text{ V}$ and $+4.5 \text{ V}$ , with differential voltage = $0.0 \text{ V}$
DC PSRR		±1.5		mV/V	C <sub>T</sub>	Measured at calibration points
AC SPECIFICATIONS						Input transition time = 800 ps, 10% to 90%, measured with each comparator leg terminated 50 $\Omega$ to GND
Propagation Delay, Input to Output		1.7		ns	Св	$V_{DUT0} = 0 \text{ V}$ , $V_{DUT1} = -0.5 \text{ V}$ to $+0.5 \text{ V}$ swing, Driver VTERM mode, VT = $0.0 \text{ V}$ ; high-side measurement: VOH = $0.0 \text{ V}$ , VOL = $-1.1 \text{ V}$ ; low-side measurement: VOH = $+1.1 \text{ V}$ , VOL = $0.0 \text{ V}$ ; repeat for other DUT channel
Propagation Delay Tempco		5		ps/°C	Ст	$V_{DUT0} = 0 \text{ V}$ , $V_{DUT1} = -0.5 \text{ V}$ to $+0.5 \text{ V}$ swing, Driver VTERM mode, VT = $0.0 \text{ V}$ ; high-side measurement: VOH = $0.0 \text{ V}$ , VOL = $-1.1 \text{ V}$ ; low-side measurement: VOH = $+1.1 \text{ V}$ , VOL = $0.0 \text{ V}$ ; repeat for other DUT channel
Propagation Delay Matching						$V_{DUT0} = 0 \text{ V}$ , $V_{DUT1} = -0.5 \text{ V}$ to $+0.5 \text{ V}$ swing, Driver VTERM mode, VT = $0.0 \text{ V}$ ; high-side measurement: VOH = $0.0 \text{ V}$ , VOL = $-1.1 \text{ V}$ ; low-side measurement: VOH = $+1.1 \text{ V}$ , VOL = $0.0 \text{ V}$ ; repeat for other DUT channel
High Transition to Low Transition		100		ps	Св	·
High-to-Low Comparator		50		ps	C <sub>B</sub>	
Propagation Delay Change (with Respect To)						$V_{DUT0} = 0 \text{ V}$ , $V_{DUT1} = -0.5 \text{ V}$ to $+0.5 \text{ V}$ swing, Driver VTERM mode, VT = $0.0 \text{ V}$ ; high-side measurement: VOH = $0.0 \text{ V}$ , VOL = $-1.1 \text{ V}$ ; low-side measurement: VOH = $+1.1 \text{ V}$ , VOL = $0.0 \text{ V}$ ; repeat for other DUT channel
Slew Rate, 800 ps, 1 ns, 1.2 ns, and 2.2 ns (10% to 90%)		60		ps	Св	$V_{\text{DUT0}} = 0 \text{ V, } V_{\text{DUT1}} = -0.5 \text{ V to } +0.5 \text{ V swing, Driver VTERM} \\ \text{mode, VT} = 0.0 \text{ V; high-side measurement: VOH} = 0.0 \text{ V,} \\ \text{VOL} = -1.1 \text{ V; low-side measurement: VOH} = +1.1 \text{ V,} \\ \text{VOL} = 0.0 \text{ V; repeat for other DUT channel} \\$
Overdrive, 250 mV and 750 mV		100		ps	Св	$V_{DUT0} = 0$ V, for 250 mV: $V_{DUT1} = 0$ V to 0.5 V swing; for 750 mV: $V_{DUT1} = 0$ V to 1.0 V swing, Driver VTERM mode, VT = 0.0 V; VOH = $-0.25$ V; repeat for other DUT channel with comparator threshold = $+0.25$ V
Pulse Width, Sweep from 1.6 ns to 10 ns		75		ps	Св	$V_{DUT0}=0$ V, $V_{DUT1}=-0.5$ V to $+0.5$ V swing @ 32 MHz, Driver VTERM mode, VT = $0.0$ V; high-side measurement: VOH = $0.0$ V, VOL = $-1.1$ V; low-side measurement: VOH = $+1.1$ V, VOL = $0.0$ V; repeat for other DUT channel
Duty Cycle, 5% to 95%		60		ps	Св	$V_{DUT0}=0$ V, $V_{DUT1}=-0.5$ V to $+0.5$ V swing @ 1 MHz, Driver VTERM mode, VT = $0.0$ V; high-side measurement: VOH = $0.0$ V, VOL = $-1.1$ V; low-side measurement: VOH = $+1.1$ V, VOL = $0.0$ V; repeat for other DUT channel

Rev. A | Page 9 of 52

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
Minimum Pulse Width		2.5		ns	Св	$V_{\text{DUT0}} = 0 \text{ V}$ , $V_{\text{DUT1}} = -0.5 \text{ V}$ to $+0.5 \text{ V}$ swing, Driver VTERM mode, VT = $0.0 \text{ V}$ ; high-side measurement: VOH = $0.0 \text{ V}$ , VOL = $-1.1 \text{ V}$ ; low-side measurement: VOH = $+1.1 \text{ V}$ , VOL = $0.0 \text{ V}$ ; less than $10\%$ amplitude degradation measured by shmoo; repeat for other DUT channel
Input Equivalent Bandwidth, Terminated		400		MHz	Св	$V_{\text{DUT0}} = 0 \text{ V}$ , $V_{\text{DUT1}} = -0.5 \text{ V}$ to $+0.5 \text{ V}$ swing, Driver VTERM mode, VT = $0.0 \text{ V}$ ; high-side measurement: VOH = $0.0 \text{ V}$ , VOL = $-1.1 \text{ V}$ ; low-side measurement: VOH = $+1.1 \text{ V}$ , VOL = $0.0 \text{ V}$ ; less than 22% amplitude degradation measured by shmoo; repeat for other DUT channel

#### **ACTIVE LOAD**

See the Truth Tables section and Table 29 for load control information.

Table 6.

Table 6.					Test	
Parameter	Min	Тур	Max	Unit	Level	Test Conditions/Comments
DC SPECIFICATIONS						Load active on, RCV active, unless otherwise noted
Input Characteristics						
VCOM Voltage Range	-1.00		+6.50	V	D	
V <sub>DUT</sub> Range	-1.25		+6.75	V	D	
VCOM Accuracy, Uncalibrated	-200	±30	+200	mV	Р	IOH = IOL = 6 mA, VCOM error measured at the calibration points of 0.0 V and 5.0 V
VCOM Resolution		0.6	1	mV	P <sub>F</sub>	IOH = IOL = 6 mA, after two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points of 0.0 V and 5.0 V
VCOM DNL		±1		mV	C <sub>T</sub>	IOH = IOL = 6 mA, after two-point gain/offset calibration
VCOM INL	-7	±2	+7	mV	Р	IOH = IOL = 6 mA, after two-point gain/offset calibration; measured over VCOM range of –1.00 V to +6.50 V
DUTGND Voltage Accuracy	-7	±1	+7	mV	Р	Over ±0.1 V range; measured at end points of VCOM functional range
Output Characteristics IOL						
Maximum Source Current	12			mA	D	
Uncalibrated Offset	-600	±100	+600	μΑ	Р	$IOH = 0 \text{ mA}$ , $VCOM = 1.5 \text{ V}$ , $V_{DUTx} = 0.0 \text{ V}$ , $IOL$ offset calculated from the calibration points of 1 mA and 11 mA
Uncalibrated Gain	-12	±4	+12	%	Р	$IOH = 0 \text{ mA}$ , $VCOM = 1.5 \text{ V}$ , $V_{DUTx} = 0.0 \text{ V}$ , $IOL$ gain calculated from the calibration points of 1 mA and 11 mA
Resolution		1.5	2	μΑ	P <sub>F</sub>	IOH = 0 mA, VCOM = 1.5 V, $V_{DUTx}$ = 0.0 V, after two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points of 1 mA and 11 mA
DNL		±3.0		μΑ	C <sub>T</sub>	IOH = 0 mA, VCOM = 1.5 V, $V_{DUTx}$ = 0.0 V, after two-point gain/offset calibration
INL	-80	±20	+80	μΑ	Р	IOH = 0 mA, VCOM = 1.5 V, V <sub>DUTx</sub> = 0.0 V, after two-point gain/ offset calibration; measured over IOL range of 0 mA to 12 mA
90% Commutation Voltage			0.25	V	P	IOH = IOL = 12 mA, VCOM = 2.0 V, measure IOL reference at $V_{DUTx} = -1.0$ V, measure IOL current at $V_{DUTx} = +1.75$ V, ensure > 90% of reference current
IOH						
Maximum Sink Current	12			mA	D	
Uncalibrated Offset	-600	±100	+600	μΑ	Р	$IOL = 0$ mA, $VCOM = 1.5$ V, $V_{DUTx} = 3.0$ V, $IOH$ offset calculated from the calibration points of 1 mA and 11 mA
Uncalibrated Gain	-12	±4	+12	%	Р	$IOL = 0$ mA, $VCOM = 1.5$ V, $V_{DUTx} = 3.0$ V, $IOH$ gain calculated from the calibration points of 1 mA and 11 mA
Resolution		1.5	2	μΑ	P <sub>F</sub>	IOL = 0 mA, VCOM = 1.5 V, $V_{DUTx}$ = 3.0 V, after two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points of 1 mA and 11 mA
DNL		±3.0		μΑ	Ст	$IOL = 0$ mA, $VCOM = 1.5$ V, $V_{DUTx} = 3.0$ V, after two-point gain/offset calibration

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
INL	-80	±20	+80	μΑ	Р	IOL = 0 mA, VCOM = 1.5 V, V <sub>DUTx</sub> = 3.0 V, after two-point gain/ offset calibration; measured over IOH range of 0 mA to 12 mA
90% Commutation Voltage			0.25	V	Р	IOH = IOL =12 mA, VCOM = 2.0 V, measure IOH reference at $V_{DUTx}$ = 5.0 V, measure IOH current at $V_{DUTx}$ = 2.25 V, ensure > 90% of reference current
Output Current Tempco		±1.5		μΑ/°C	C <sub>T</sub>	Measured at calibration points
AC SPECIFICATIONS						Load active on, unless otherwise noted
Dynamic Performance						
Propagation Delay, Load Active On to Load Active Off; 50%,90%		7.3		ns	Св	Toggle RCV, DUTx terminated 50 $\Omega$ to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; measured from 50% point of RCVxP – RCVxN to 90% point of final output, repeat for drive low and high
Propagation Delay, Load Active Off to Load Active On; 50%, 90%		10.3		ns	Св	Toggle RCV, DUTx terminated 50 $\Omega$ to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; measured from 50% point of RCVxP – RCVxN to 90% point of final output, repeat for drive low and high
Propagation Delay Matching		3.0		ns	Св	Toggle RCV, DUTx terminated 50 $\Omega$ to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; active on vs. active off, repeat for drive low and high
Load Spike		190		mV	Св	Toggle RCV, DUTx terminated 50 $\Omega$ to GND, IOH = IOL = 0 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; repeat for drive low and high
Settling Time to 90%		1.9		ns	Св	Toggle RCV, DUTx terminated 50 $\Omega$ to GND, IOH = IOL = 12 mA, VH = VL = 0 V, VCOM = +1.25 V for IOL and VCOM = -1.25 V for IOH; measured at 90% of final value

#### **PMU**

FV is the force voltage, MV is the measure voltage, FI is the force current, MI is the measure current, FN is force nothing.

Table 7.

Parameter	Min	Turn	Max	Unit	Test Level	Test Conditions/Comments
FORCE VOLTAGE (FV)	Wiin	Тур	Max	Unit	Levei	lest Conditions/Comments
Current Range A	±32			mA	D	
Current Range B	±2			mA	D	
Current Range C	±200				D	
•				μΑ		
Current Range D	±20			μΑ	D	
Current Range E	±2			μΑ	D	
Force Input Voltage Range at Output for All Ranges	-1.25		+6.75	V	D	
Force Voltage Uncalibrated Accuracy for Range C	-100	±25	+100	mV	Р	PMU enabled, FV, Range C, PE disabled, error measured at calibration points of 0.0 V and 5.0 V
Force Voltage Uncalibrated Accuracy for All Ranges		±25		mV	Ст	PMU enabled, FV, PE disabled, error measured at calibration points of 0.0 V and 5.0 V; repeat for each PMU current range
Force Voltage Offset Tempco for All Ranges		±25		μV/°C	<b>C</b> <sub>⊤</sub>	Measured at calibration points for each PMU current range
Force Voltage Gain Tempco for All Ranges		±10		ppm/°C	C <sub>T</sub>	Measured at calibration points for each PMU current range
Forced Voltage INL	-7	±2	+7	mV	Р	PMU enabled, FV, Range C, PE disabled, after two-point gain/offset calibration; measured over output range of –1.25 V to +6.75 V
Force Voltage Compliance vs. Current Load						PMU enabled, FV, PE disabled, force $-1.25$ V, measure voltage while PMU sinking zero and full-scale current; measure $\Delta V$ ; force 6.75 V, measure voltage while PMU sourcing zero and full-scale current; measure $\Delta V$ ; repeat for each PMU current range
Range A		±4		mV	C <sub>T</sub>	
Range B to Range E		±1		mV	C <sub>T</sub>	

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
Current Limit, Source, and Sink						
Range A	108	140	180	%FS	Р	PMU enabled, FV, PE disabled; sink: force 2.5 V, short DUTx to 6.0 V; source: force 2.5 V, short DUTx to -1.0 V; Range A FS = 32 mA, 108% FS = 35 mA, 180% FS = 58 mA
Range B to Range E	120	145	180	%FS	Р	PMU enabled, FV, PE disabled; sink: force 2.5 V, short DUTx to 6.0 V; source: force 2.5 V, short DUTx to $-1.0$ V; repeat for each PMU current range; example: Range B FS = 2 mA, 120 % FS = 2.4 mA, 180% FS = 3.6 mA
DUTGND Voltage Accuracy	-7	±1	+7	mV	Р	Over ±0.1 V range; measured at endpoints of FV functional range
MEASURE CURRENT (MI)						$V_{DUTx}$ externally forced to 0.0V, unless otherwise specified; ideal MEASOUT transfer functions: $V_{MEASOUTO1}$ [V] = ( $I_{MEASOUTO1} \times 5/FSR$ ) + 2.5 + $V_{DUTGND}$ I( $V_{MEASOUTO1}$ ) [A] = ( $V_{MEASOUTO1} - V_{DUTGND} - 2.5$ ) × FSR/5
Measure Current, Pin DUTx Voltage Range for All Ranges Measure Current Uncalibrated Accuracy	-1.5		+6.0	V	D	
Range A		±500		μΑ	C <sub>T</sub>	PMU enabled, FIMI, Range A, PE disabled, error at calibration points –25 mA and +25 mA, error = (I(V <sub>MEASOUTO1</sub> ) – I <sub>DUTX</sub> )
Range B	-400	±3.0	+400	μΑ	Р	PMU enabled, FIMI, Range B, PE disabled, error at calibration points –1.6 mA and +1.6 mA, error = (I(V <sub>MEASOUT01</sub> ) – I <sub>DUTx</sub> )
Range C		± 2.00		μΑ	C <sub>T</sub>	PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS, error = (I(V <sub>MEASOUT01</sub> ) <sub>1</sub> – I <sub>DUTx</sub> )
Range D		±0.30		μΑ	C <sub>T</sub>	PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS, error = (I(V <sub>MEASOUT01</sub> ) – I <sub>DUTx</sub> )
Range E		±0.08		μΑ	Ст	PMU enabled, FIMI, PE disabled, error at calibration points of ±80% FS, error = (I(V <sub>MEASOUT01</sub> ) – I <sub>DUTx</sub> )
Measure Current Offset Tempco						
Range A		±2		μΑ/°C	C <sub>T</sub>	Measured at calibration points
Range B		±25		nA/°C	$C_T$	Measured at calibration points
Range C		±5		nA/°C	$C_T$	Measured at calibration points
Range D and Range E Measure Current Gain Error,		±1		nA/°C	C <sub>T</sub>	Measured at calibration points
Nominal Gain = 1						
Range A		±2.5		%	C⊤	PMU enabled, FIMI, PE disabled, gain error from calibration points ±80% FS
Range B	-20	±2	+20	%	Р	PMU enabled, FIMI, Range B, PE disabled, gain error from calibration points ±1.6 mA
Range C to Range E		±4		%	C <sub>T</sub>	PMU enabled, FIMI, PE disabled, gain error from calibration points ±80% FS
Measure Current Gain Tempco						Measured at calibration points
Range A		±300		ppm/°C	C <sub>T</sub>	
Range B to Range E		±50		ppm/°C	C <sub>T</sub>	
Measure Current INL						
Range A		±0.05		%FSR	Ст	PMU enabled, FIMI, Range A, PE disabled, after two-point gain/offset calibration, measured over FSR output of –32 mA to +32 mA
Range B	-0.02		+0.02	%FSR	Р	PMU enabled, FIM,I Range B, PE disabled, after two-point gain/ offset calibration measured over FSR output of –2 mA to +2 mA
Range B to Range E		±0.01		%FSR	C <sub>T</sub>	PMU enabled, FIMI, PE disabled, after two-point gain/offset calibration; measured over FSR output
FVMI DUT Pin Voltage Rejection	-0.01		+0.01	%FSR/V	Р	PMU enabled, FVMI, Range B, PE disabled, force –1 V and +5 V into load of 1 mA; measure ΔI reported at MEASOUT01
DUTGND Voltage Accuracy		±2.5		mV	Ст	Over ±0.1 V range; measured at endpoints of MI functional range

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
FORCE CURRENT (FI)						$V_{DUTx}$ externally forced to 0.0V, unless otherwise specified, ideal force current transfer function: $I_{FORCE} = (PMUDAC - 2.5) \times (FSR/5)$
Force Current, DUTx Pin Voltage Range for All Ranges Force Current Uncalibrated	-1.25		+6.75	V	D	
Accuracy Range A	-5.0	±0.5	+5.0	mA	Р	PMU enabled, FIMI, Range A, PE disabled, error at calibration points of –25 mA and +25 mA
Range B	-400	±40	+400	μΑ	Р	PMU enabled, FIMI, Range B, PE disabled, error at calibration points of –1.6 mA and 1.6 mA
Range C	-40	±4	+40	μΑ	Р	PMU enabled, FIMI, Range C, PE disabled, error at calibration points of ±80% FS
Range D	-4	±0.4	+4	μΑ	Р	PMU enabled, FIMI, Range D, PE disabled, error at calibration points of ±80% FS
Range E	-400	±75	+400	nA	Р	PMU enabled, FIMI, Range E, PE disabled, error at calibration points of ±80% FS
Force Current Offset Tempco						
Range A		±1		μΑ/°C	$C_T$	Measured at calibration points
Range B		±80		nA/°C	C <sub>⊤</sub>	Measured at calibration points
Range C to Range E		±4		nA/°C	C⊤	Measured at calibration points
Forced Current Gain Error, Nominal Gain = 1	-20	±4	+20	%	Р	PMU enabled, FIMI, PE disabled, gain error from calibration points of ±80% FS
Forced Current Gain Tempco						Measured at calibration points
Range A		-500		ppm/°C	C⊤	
Range B to Range E Force Current INL		±75		ppm/°C	C <sub>T</sub>	
Range A	-0.3	±0.05	+0.3	%FSR	P	PMU enabled, FIMI, Range A, PE disabled, after two-point gain/offset calibration; measured over FSR output of –32 mA to +32 mA
Range B to Range E	-0.2	±0.015	+0.2	%FSR	Р	PMU enabled, FIMI, PE disabled, after two-point gain/offset calibration; measured over FSR output
Force Current Compliance vs. Voltage Load						PMU enabled, FIMV, PE disabled; force positive full-scale current driving –1.5 V and +6.0 V, measure ΔI @ DUTx pin; force negative full-scale current driving –1.25 V and +6.75 V, measure ΔI @ DUTx pin
Range A to Range D	-0.6	±0.06	+0.6	%FSR	Р	
Range E	-1.0	±0.1	+1.0	%FSR	Р	
MEASURE VOLTAGE						
Measure Voltage Range	-1.5		+6.0	V	D	
Measure Voltage Uncalibrated Accuracy	-25	±2.0	+25	mV	Р	PMU enabled, FVMV, Range B, PE disabled, error at calibration points of 0 V and 5 V, error = (V <sub>MEASOUT01</sub> – V <sub>DUTx</sub> )
Measure Voltage Offset Tempco		±10		μV/°C	C⊤	Measured at calibration points
Measure Voltage Gain Error	-0.2	±0.01	+0.2	%	Р	PMU enabled, FVMV, Range B, PE disabled, gain error from calibration points of 0 V and 5 V
Measure Voltage Gain Tempco		25		ppm/°C	C <sub>T</sub>	Measured at calibration points
Measure Voltage INL	-7	±1	+7	mV	P	PMU enabled, FVMV, Range B, PE disabled, after two-point gain/offset calibration; measured over output range of –1.25 V to +6.75 V
Rejection of Measure V vs. I <sub>DUTx</sub>	-1.5	±0.1	+1.5	mV	Р	PMU enabled, FVMV, Range D, PE disabled, force 0 V into load of $-10~\mu A$ and $+10~\mu A$ ; measure $\Delta V$ reported at MEASOUT01

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
MEASOUT01 DC CHARACTERISTICS						
MEASOUT01 Voltage Range	-1.5		+6.0	V	D	
DC Output Current			4	mA	D	
MEASOUT01 Pin Output		25	200	Ω	Р	PMU enabled, FVMV, PE disabled; source resistance: PMU force
Impedance						$+6.75$ V and load with 0 mA and $+4$ mA; sink resistance: PMU force $-1.25$ V and load with 0 mA and $-4$ mA; resistance = $\Delta V/\Delta I$ at MEASOUT01 pin
Output Leakage Current when Tristated	-1		+1	μΑ	P	Tested at -1.25 V and +6.75 V
Output Short-Circuit Current	-25		+25	mA	Р	PMU enabled, FVMV, PE disabled; source: PMU force +6.75 V, short MEASOUT01 to -1.25 V; sink: PMU force -1.25 V, short MEASOUT01 to +6.75 V
VOLTAGE CLAMPS						
Low Clamp Range (VCL)	-1.25		+4.75	V	D	
High Clamp Range (VCH)	0.75		6.75	V	D	
Positive Clamp Voltage Droop	-300	+10	+300	mV	Р	PMU enabled, FIMI, Range A, PE disabled, PMU clamps enabled, VCH = $+5.0$ V, VCL = $-1.0$ V, PMU force 2.0 mA and 32 mA into open; $\Delta V$ seen at DUTx pin
Negative Clamp Voltage Droop	-300	-10	+300	mV	Р	PMU enabled, FIMI, Range A, PE disabled, PMU clamps enabled, VCH = $+5.0$ V, VCL = $-1.0$ V, PMU force $-2.0$ mA and $-32$ mA into open; $\Delta$ V seen at DUTx pin
Uncalibrated Accuracy	-250	±100	+250	mV	Р	PMU enabled, FIMI, Range B, PE disabled, PMU clamps enabled, PMU force ±1 mA into open; VCH errors at calibration points 1.0 V and 5.0 V; VCL errors at the calibration points 0.0 V and 4.0 V
INL	-70	±5	+70	mV	Р	PMU enabled, FIMI, Range B, PE disabled, PMU clamps enabled, PMU force ±1 mA into open; after two-point gain/offset calibration; measured over PMU clamp range
DUTGND Voltage Accuracy		±1		mV	C <sub>T</sub>	Over ±0.1 V range; measured at endpoints of PMU clamp functional range
SETTLING/SWITCHING TIMES						SCAP = 330 pF, FFCAP = 220 pF
Voltage Force Settling Time to 0.1% of Final Value						PMU enabled, FV, PE disabled, program PMUDAC steps of 500 mV and 5.0 V; simulation of worst case, 2000 pF load, PMUDAC step of 5.0 V
Range A, 200 pF and 2000 pF Load		15		μs	S	·
Range B, 200 pF and 2000 pF Load		20		μs	S	
Range C, 200 pF and 2000 pF Load		124		μs	S	
Range D, 200 pF and 2000 pF Load		1015		μs	S	
Range E, 200 pF and 2000 pF Load		3455		μs	S	
Voltage Force Settling Time to 1.0% of Final Value						PMU enabled, FV, PE disabled, start with PMUDAC programmed to 0.0 V, program PMUDAC to 500 mV
Range A, 200 pF and 2000 pF Load		14		μs	C <sub>B</sub>	
Range B, 200 pF and 2000 pF Load		14		μs	C <sub>B</sub>	
Range C, 200 pF and 2000 pF Load		14		μs	C <sub>B</sub>	
Range D, 2000 pF Load		45 45		μs	Св	
Range D, 2000 pF Load		45 45		μs	Св	
Range E, 200 pF Load	1	45		μs	C <sub>B</sub>	

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
Voltage Force Settling Time to 1.0% of Final Value						PMU enabled, FV, PE disabled, start with PMUDAC programmed to 0.0 V, program PMUDAC to 5.0 V
Range A, 200 pF and 2000 pF Load		4.0		μs	C <sub>B</sub>	
Range B, 200 pF Load		4.2		μs	Св	
Range B, 2000 pF Load		4.2		μs	Св	
Range C, 200 pF Load		5.8		μs	Св	
Range C, 2000 pF Load		19		μs	Св	
Range D, 200 pF Load		50		μs	Св	
Range D, 2000 pF Load		210		μs	Св	
Range E, 200 pF Load		360		μs	Св	
Range E, 2000 pF Load		610		μs	Св	
Current Force Settling Time to 0.1% of Final Value						PMU enabled, FI, PE disabled, start with PMUDAC programmed to 0 current, program PMUDAC to FS current
Range A, 200 pF in Parallel with 120 Ω		8.2		μs	S	
Range B, 200 pF in Parallel with 1.5 kΩ		9.4		μs	S	
Range C, 200 pF in Parallel with 15.0 kΩ		30		μs	S	
Range D, 200 pF in Parallel with 150 kΩ		281		μs	S	
Range E, 200 pF in Parallel with 1.5 MΩ		2668		μs	S	
Current Force Settling Time to 1.0% of Final Value						PMU enabled, FI, PE disabled, start with PMUDAC programmed to 0 current, program PMUDAC to FS current
Range A, 200 pF in Parallel with 120 Ω		4.2		μs	C <sub>B</sub>	
Range B, 200 pF in Parallel with 1.5 kΩ		4.3		μs	Св	
Range C, 200 pF in Parallel with 15.0 kΩ		8.1		μs	Св	
Range D, 200 pF in Parallel with 150 kΩ		205		μs	Св	
Range E, 200 pF in Parallel with 1.5 $M\Omega$		505		μs	Св	
NTERACTION AND CROSSTALK						
Measure Voltage Channel-to- Channel Crosstalk		±0.125		%FSR	Ст	PMU enabled, FIMV, PE disabled, Range B, forcing 0 mA into 0 V load; other channel: Range A, forcing a step of 0 mA to 25 n into 0 V load; report ΔV of MEASOUT01 pin under test; 0.125% × 8.0 V = 10 mV
Measure Current Channel-to- Channel Crosstalk		±0.01		%FSR	Ст	PMU enabled, FVMI, PE disabled, Range E, forcing 0 V into 0 mA current load; other channel: Range E, forcing a step of 0 V to 5 V into 0 mA current load; report $\Delta V$ of MEASOUT01 pin under test; $0.01\% \times 5.0 \text{ V} = 0.5 \text{ mV}$

#### **EXTERNAL SENSE (PMUS\_CHx)**

#### Table 8.

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
EXTERNAL SENSE (PMUS_CHX)						
Voltage Range	-1.25		+6.75	V	D	
Input Leakage Current	-20		+20	nA	Р	Tested at -1.25 V and +6.75 V

#### **DUTGND INPUT**

#### Table 9.

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
DUTGND INPUT						
Input Voltage Range, Referenced to GND	-0.1		+0.1	V	D	
Input Bias Current		1	100	μΑ	Р	Tested at −100 mV and +100 mV

#### **SERIAL PERIPHERAL INTERFACE**

#### Table 10.

					Test	
Parameter	Min	Тур	Max	Unit	Level	Test Conditions/Comments
SERIAL PERIPHERAL INTERFACE						
Serial Input Logic High	1.8		$V_{CC}$	V	$P_{F}$	
Serial Input Logic Low	0		0.7	V	$P_{F}$	
Input Bias Current	-10	1	+10	μΑ	Р	Tested at 0.0 V and 3.3 V
SCLK Clock Rate		50		MHz	$P_{F}$	
SCLK Pulse Width		9		ns	$C_T$	
SCLK Crosstalk on DUTx Pin		8		mV	$C_B$	PE disabled, PMU FV enabled and forcing 0 V
Serial Output Logic High	V <sub>CC</sub> – 0.4		$V_{cc}$	V	PF	Sourcing 2 mA
Serial Output Logic Low	0		0.8	V	P <sub>F</sub>	Sinking 2 mA
Update Time		10		μs	D	Maximum delay time required for the part to enter a stable state after a serial bus

#### **HVOUT DRIVER**

Table 11.

Parameter	Min	Тур	Max	Unit	Test Level	Test Conditions/Comments
VHH BUFFER		7.				$VHH = (VT + 1 V) \times 2 + DUTGND$
Voltage Range	5.9		V <sub>PLUS</sub> – 3.25	V	D	$V_{PLUS} = 16.75 \text{ V nominal; in this condition, } V_{HVOUT} \text{ max} = 13.5 \text{ V}$
Output High	13.5			٧	Р	VHH mode enabled, RCV active, VHH level = full scale, sourcing 15 mA
Output Low			5.9	V	P	VHH mode enabled, RCV active, VHH level = zero scale, sinking 15 mA
Accuracy Uncalibrated	-500	±100	+500	mV	Р	VHH mode enabled, RCV active, V <sub>HVOUT</sub> error measured at the calibration points of 7 V and 12 V
Offset Tempco		1		mV/°C	C <sub>T</sub>	Measured at calibration points
Resolution		1.21	1.5	mV	P <sub>F</sub>	VHH mode enabled, RCV active, after two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points of 7 V and 12 V
INL	-30	±15	+30	mV	Р	VHH mode enabled, RCV active, after two-point gain/offset calibration; measured over VHH range of 5.9 V to 13.5 V
DUTGND Voltage Accuracy		±1		mV	C <sub>T</sub>	Over ±0.1 V range; measured at endpoints of VHH functional range
Output Resistance		1	10	Ω	Р	VHH mode enabled, RCV active, source: VHH = 10.0 V, $I_{HVOUT} = 0$ mA and 15 mA; sink: VHH = 6.5 V, $I_{HVOUT} = 0$ mA and $-15$ mA; $\Delta V/\Delta I$
DC Output Current Limit Source	60		100	mA	Р	VHH mode enabled, RCV active, VHH = 10.0 V, short HVOUT pin to 5.9 V, measure current
DC Output Current Limit Sink	-100		-60	mA	Р	VHH mode enabled, RCV active, VHH = 6.5 V, short HVOUT pin to 14.1 V, measure current
Rise Time (From VL or VH to VHH)		200		ns	Св	VHH mode enabled, toggle RCV, VHH = 13.5 V, VL = VH = 3.0 V; 20% to 80%, for DATA = high and DATA = low
Fall Time (From VHH to VL or VH)		26		ns	Св	VHH mode enabled, toggle RCV, VHH = 13.5 V, VL = VH = 3.0 V; 20% to 80%, for DATA = high and DATA = low
Preshoot, Overshoot, and Undershoot		±125		mV	Св	VHH mode enabled, toggle RCV, VHH = 13.5 V, VL = VH = 3.0 V; for DATA = high and DATA = low
VL/VH BUFFER						
Voltage Range	-0.1		+6.0	V	D	
Accuracy Uncalibrated	-500	±100	+500	mV	P	VHH mode enabled, RCV inactive, error measured at the calibration points 0 V and 5 V
Offset Tempco		1		mV/°C	C <sub>T</sub>	Measured at calibration points
Resolution		0.61	0.75	mV	P <sub>F</sub>	VHH mode enabled, RCV inactive, after two-point gain/offset calibration; range/number of DAC bits as measured at the calibration points 0 V and 5 V
INL	-20	±4	+20	mV	Р	VHH mode enabled, RCV inactive, after two-point gain/offset calibration; measured over range of –0.1 V to +6.0 V
DUTGND Voltage Accuracy		±2		mV	Ст	Over ±0.1 V range; measured at endpoints of VH and VL, functional range
Output Resistance	45	48	50	Ω	Р	VHH mode enabled, RCV inactive, source: VH = $3.0$ V, $I_{HVOUT}$ = $+1$ mA and $+50$ mA; sink: VL = $2.0$ V, $I_{HVOUT}$ = $-1$ mA and $-50$ mA; $\Delta V/\Delta I$
DC Output Current Limit Source	60		100	mA	Р	VHH mode enabled, RCV inactive, VH = +6.0 V, short HVOUT pin to -0.1 V, DATA high, measure current
DC Output Current Limit Sink	-100		-60	mA	P	VHH mode enabled, RCV inactive, $VL = -0.1 \text{ V}$ , short HVOUT pin to $+6.0 \text{ V}$ , DATA low, measure current
Rise Time (VL to VH)		11		ns	Св	VHH mode enabled, RCV inactive, VL = 0.0 V, VH = 3.0 V, toggle DATA; 20% to 80%
Fall Time (VH to VL)		11.3		ns	Св	VHH mode enabled, RCV inactive, VL = 0.0 V, VH = 3.0 V, toggle DATA; 20% to $80\%$
Preshoot, Overshoot, and Undershoot		±54		mV	Св	VHH mode enabled, RCV inactive, $VL = 0.0 V$ , $VH = 3.0 V$ , toggle DATA

# **OVERVOLTAGE DETECTOR (OVD)**

Table 12.

					Test	
Parameter	Min	Тур	Max	Unit	Level	Test Conditions/Comments
DC CHARACTERISTICS						
Programmable Voltage Range	-2.25		+7.0	V	D	
Accuracy Uncalibrated	-200		+200	mV	Р	OVD offset errors measured at programmed levels of +7.0 V and –2.25 V
Hysteresis		112		mV	Св	
LOGIC OUTPUT CHARACTERISTICS						
Off State Leakage		10	1000	nA	Р	Disable OVD alarm, apply 3.3 V to OVD pin, measure leakage current
Maximum On Voltage @ 100 μA		0.2	0.7	V	Р	Activate alarm, force 100 μA into OVD pin, measure active alarm voltage
Propagation Delay		1.9		μs	Св	For OVD high: DUTx = 0 V to $+6$ V swing, OVD high = $+3.0$ V, OVD low = $-2.25$ V; for OVD low: DUTx = 0 V to $+6$ V swing, OVD high = $+7.0$ V, OVD low = $+3.0$ V

#### **16-BIT DAC MONITOR MUX**

#### Table 13.

					Test	
Parameter	Min	Тур	Max	Unit	Level	Test Conditions/Comments
DC CHARACTERISTICS						
Programmable Voltage Range	-2.5		+7.5	V	D	
Output Resistance		16		kΩ	C <sub>T</sub>	PMUDAC = 0.0 V, FV, I = 0, 200 μA; $\Delta V/\Delta I$

## **ABSOLUTE MAXIMUM RATINGS**

Table 14.

Parameter	Rating
Supply Voltages	
Positive Supply Voltage (VDD to GND)	−0.5 V to +11.5 V
Positive Vcc Supply Voltage (Vcc to GND)	−0.5 V to +4.0 V
Negative Supply Voltage (Vss to GND)	-6.25 V to +0.5 V
Supply Voltage Difference (V <sub>DD</sub> to V <sub>SS</sub> )	-1.0 V to +16.5 V
Reference Ground (DUTGND to GND)	−0.5 V to +0.5 V
AGND to DGND	−0.5 V to +0.5 V
VPLUS Supply Voltage (VPLUS to GND)	−0.5 V to +17.5 V
Input Voltages	
Input Common-Mode Voltage	$V_{SS}$ to $V_{DD}$
Short-Circuit Voltage <sup>1</sup>	-3.0 V to +8.0 V
High Speed Input Voltage <sup>2</sup>	$0.0V$ to $V_{CC}$
High Speed Differential Input Voltage <sup>3</sup>	0.0 V to V <sub>CC</sub>
VREF	−0.5 V to +5.5 V
DUTx I/O Pin Current	
DCL Maximum Short-Circuit Current⁴	±140 mA
Temperature	
Operating Temperature, Junction	125°C
Storage Temperature Range	−65°C to +150°C

 $<sup>^{1}</sup>$  R<sub>L</sub> = 0  $\Omega$ , V<sub>DUT</sub> continuous short-circuit condition (VH, VL, VT, high-Z, VCOM, clamp modes).

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

**Table 15. Thermal Resistance** 

Package Type	θ <sub>JA</sub>	θις
84-Ball CSP_BGA	31.1	0.51

#### **EXPLANATION OF TEST LEVELS**

- D Definition
- S Design verification simulation
- P 100% production tested
- P<sub>F</sub> Functionally checked during production test
- C<sub>T</sub> Characterized on tester
- C<sub>B</sub> Characterized on bench

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

 $<sup>^{2}</sup>$  DATAxP, DATAxN, RCVxP, RCVxN, under source  $R_L = 0 \Omega$ .

<sup>&</sup>lt;sup>3</sup> DATAxP to DATAxN, RCVxP, RCVxN.

 $<sup>^4</sup>$  R<sub>L</sub> = 0  $\Omega$ , VDUTx = -3 V to +8 V; DCL current limit. Continuous short-circuit condition. ADATE304 must current limit and survive continuous short circuit.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

	10	9	8	7	6	5	4	3	2	1
A	нуоит	PMUS_CH0	VSSO_0 (DRIVE)	DUTO	VDDO_0 (DRIVE)	VDDO_1 (DRIVE)	DUT1	VSSO_1 (DRIVE)	PMUS_CH1	TEMPSENSE
В	VPLUS	SCAP0	vss	AGND	VDD	VDD	AGND	vss	SCAP1	VDD/VDD_ TMPSNS
С	FFCAP_0B	AGND	DATAON	vss	VDD	VDD	vss	DATAIN	AGND	FFCAP_1B
D	OVD_CH0	VDD	DATAOP					DATA1P	VDD	OVD_CH1
E	FFCAP_0A	vss	RCVON					RCV1N	vss	FFCAP_1A
F	AGND	AGND	RCV0P					RCV1P	AGND	AGND
G	COMP_QL0P	COMP_QL0N	COMP_VTT0					COMP_VTT1	COMP_QL1N	COMP_QL1P
Н	COMP_QH0P	COMP_QH0N	AGND	vss	VDD	VDD	vss	AGND	COMP_QH1N	COMP_QH1P
J	AGND	AGND	AGND	RST	SDIN	DGND	DAC16_MON	AGND	AGND	AGND
K	VREF_GND	VREF	AGND	vcc	SCLK	SDOUT	<u>cs</u>	AGND	DUTGND	MEASOUT01/ TEMPSENSE

Figure 2. Pin Configuration

**Table 16. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
A1	TEMPSENSE	Temperature Sense Output
A2	PMUS_CH1	PMU External Sense Path Channel 1
A3	VSSO_1 (Drive)	Driver Output Supply (–5.0 V) Channel 1
A4	DUT1	Device Under Test Channel 1
A5	VDDO_1 (Drive)	Driver Output Supply (+10.75 V) Channel 1
A6	VDDO_0 (Drive)	Driver Output Supply (+10.75 V) Channel 0
A7	DUT0	Device Under Test Channel 0
A8	VSSO_0 (Drive)	Driver Output Supply (–5.0 V) Channel 0
A9	PMUS_CH0	PMU External Sense Path Channel 0
A10	HVOUT	High Voltage Driver Output
B1	VDD/VDD_TMPSNS	Temperature Sense Supply (+10.75 V)
B2	SCAP1	PMU Stability Capacitor Connection Channel 1 (330 pF)
В3	VSS	Supply (–5.0 V)
B4	AGND	Analog Ground
B5	VDD	Supply (+10.75 V)
B6	VDD	Supply (+10.75 V)
B7	AGND	Analog Ground
B8	VSS	Supply (–5.0 V)
B9	SCAP0	PMU Stability Capacitor Connection Channel 0 (330 pF)
B10	VPLUS	Supply (+16.75 V)
C1	FFCAP_1B	PMU Feedforward Capacitor Connection B Channel 1 (220 pF)
C2	AGND	Analog Ground
C3	DATA1N	Driver Data Input (Negative) Channel 1
C4	VSS	Supply (–5.0 V)
C5	VDD	Supply (+10.75 V)
C6	VDD	Supply (+10.75 V)
C7	VSS	Supply (–5.0 V)
C8	DATAON	Driver Data Input (Negative) Channel 0
C9	AGND	Analog Ground
C10	FFCAP_0B	PMU Feedforward Capacitor Connection B Channel 0 (220 pF)
D1	OVD_CH1	Overvoltage Detection Flag Output Channel 1
D2	VDD	Supply (+10.75 V)
D3	DATA1P	Driver Data Input (Positive) Channel 1
D8	DATAOP	Driver Data Input (Positive) Channel 0
D9	VDD	Supply (+10.75 V)
D10	OVD_CH0	Overvoltage Detection Flag Output Channel 0
E1	FFCAP_1A	PMU Feedforward Capacitor Connection A Channel 1 (220 pF)
E2	VSS	Supply (–5.0 V)
E3	RCV1N	Receive Data Input (Negative) Channel 1
E8	RCVON	Receive Data Input (Negative) Channel 0
E9	VSS	Supply (–5.0 V)
E10	FFCAP_0A	PMU Feedforward Capacitor Connection A Channel 0 (220 pF)
F1	AGND	Analog Ground
F2	AGND	Analog Ground
F3	RCV1P	Receive Data Input (Positive) Channel 1
F8	RCVOP	Receive Data Input (Positive) Channel 0
F9	AGND	Analog Ground
F10	AGND	Analog Ground
G1	COMP_QL1P	Low-Side Comparator Output (Positive) Channel 1
G2	COMP_QL1N	Low-Side Comparator Output (Negative) Channel 1
G3	COMP_VTT1	Comparator Supply Termination Channel 1
G8	COMP_VTT0	Comparator Supply Termination Channel 0

Pin No.	Mnemonic	Description
G9	COMP_QL0N	Low-Side Comparator Output (Negative) Channel 0
G10	COMP_QL0P	Low-Side Comparator Output (Positive) Channel 0
H1	COMP_QH1P	High-Side Comparator Output (Positive) Channel 1
H2	COMP_QH1N	High-Side Comparator Output (Negative) Channel 1
H3	AGND	Analog Ground
H4	VSS	Supply (–5.0 V)
H5	VDD	Supply (+10.75 V)
H6	VDD	Supply (+10.75 V)
H7	VSS	Supply (–5.0 V)
H8	AGND	Analog Ground
H9	COMP_QH0N	High-Side Comparator Output (Negative) Channel 0
H10	COMP_QH0P	High-Side Comparator Output (Positive) Channel 0
J1	AGND	Analog Ground
J2	AGND	Analog Ground
J3	AGND	Analog Ground
J4	DAC16_MON	16-Bit DAC Monitor Mux Output
J5	DGND	Digital Ground
J6	SDIN	Serial Peripheral Interface (SPI) Data In
J7	RST	Serial Peripheral Interface (SPI) Reset
J8	AGND	Analog Ground
J9	AGND	Analog Ground
J10	AGND	Analog Ground
K1	MEASOUT01/TEMPSENSE	Muxed Output Shared by PMU MEASOUT Channel 0, PMU MEASOUT Channel 1/ Temperature Sense and Temperature Sense GND Reference
K2	DUTGND	DUT Ground Reference
K3	AGND	Analog Ground
K4	<u>cs</u>	Serial Peripheral Interface (SPI) Chip Select
K5	SDOUT	Serial Peripheral Interface (SPI) Data Out
K6	SCLK	Serial Peripheral Interface (SPI) Clock
K7	vcc	Supply (+3.3 V)
K8	AGND	Analog Ground
K9	VREF	+5 V DAC Reference Voltage
K10	VREF_GND	DAC Ground Reference

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Driver Small Signal Response; VH = 0.2 V, 0.5 V; VL = 0.0 V;  $50\,\Omega$  Termination




Figure 4. Driver Large Signal Response; VH = 1.0 V, 2.0 V, 3.0 V; VL = 0.0 V;  $50 \Omega$  Termination




Figure 5. Driver Large Signal Response; VH = 1.0 V, 3.0 V, 5.0 V; VL = 0.0 V;  $500 \Omega$  Termination




Figure 6. 50 MHz Driver Response; VH = 1.0 V, 2.0 V, 3.0 V; VL = 0.0 V,  $50 \Omega$  Termination




Figure 7. 100 MHz Driver Response; VH = 1.0 V, 2.0 V, 3.0 V; VL = 0.0 V; 50  $\Omega$  Termination




Figure 8. Response at 200 MH; VH = 1.0 V, 2.0 V, 3.0 V; VL = 0.0 V;  $50 \Omega$  Termination




Figure 9. 300 MHz Driver Response; VH = 0.5 V, 1.0 V, 2.0 V, 3.0 V; VL = 0.0 V; 50  $\Omega$  Termination




Figure 10. 400 MHz Driver Response; VH = 0.5 V, 1.0 V, 2.0 V, VL = 0.0 V; 50  $\Omega$  Termination




Figure 11. Driver Toggle Rate, VH = 2.0 V, VL = 0.0 V, 50  $\Omega$  Termination




Figure 12. Driver Active (VH and VL) to and from VTERM Transition;  $VH = 1.0 \, V, \, VT = 0.5 \, V, \, VL = 0.0 \, V$ 




Figure 13. Driver Active (VH and VL) to and from VTERM Transition;  $VH = 2.0 \, V, \, VT = 1.0 \, V, \, VL = 0.0 \, V$ 




Figure 14. Driver Active (VH and VL) to and from VTERM Transition; VH = 3.0 V, VT = 1.5 V, VL = 0.0 V




Figure 15. Driver Minimum Pulse Width; VH = 0.2 V, VL = 0.0 V




Figure 16. Driver Minimum Pulse Width; VH = 0.5 V, VL = 0.0 V




Figure 17. Driver Minimum Pulse Width; VH = 1.0 V, VL = 0.0 V




Figure 18. Driver Minimum Pulse Width; VH = 2.0 V, VL = 0.0 V




Figure 19. Driver Minimum Pulse Width; VH = 3.0 V, VL = 0.0 V




Figure 20. Driver VH Linearity Error