

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL

**ADAU1761** 

#### **FEATURES**

SigmaDSP 28-/56-bit, 50 MIPS digital audio processor
Fully programmable with SigmaStudio graphical tool
24-bit stereo audio ADC and DAC: >98 dB SNR
Sampling rates from 8 kHz to 96 kHz
Low power: 7 mW record, 7 mW playback, 48 kHz at 1.8 V
6 analog input pins, configurable for single-ended or
differential inputs

Flexible analog input/output mixers Stereo digital microphone input

Analog outputs: 2 differential stereo, 2 single-ended stereo,

1 mono headphone output driver

PLL supporting input clocks from 8 MHz to 27 MHz

Analog automatic level control (ALC) Microphone bias reference voltage Analog and digital I/O: 1.8 V to 3.65 V

I<sup>2</sup>C and SPI control interfaces

Digital audio serial data I/O: stereo and time-division multiplexing (TDM) modes

Software-controllable clickless mute

Software power-down

GPIO pins for digital controls and outputs

32-lead, 5 mm × 5 mm LFCSP

-40°C to +85°C operating temperature range

#### **APPLICATIONS**

Smartphones/multimedia phones
Digital still cameras/digital video cameras
Portable media players/portable audio players
Phone accessories products

#### **GENERAL DESCRIPTION**

The ADAU1761 is a low power, stereo audio codec with integrated digital audio processing that supports stereo 48 kHz record and playback at 14 mW from a 1.8 V analog supply. The stereo audio ADCs and DACs support sample rates from 8 kHz to 96 kHz as well as a digital volume control.


The SigmaDSP\* core features 28-bit processing (56-bit double precision). The processor allows system designers to compensate for the real-world limitations of microphones, speakers, amplifiers, and listening environments, resulting in a dramatic improvement in the perceived audio quality through equalization, multiband compression, limiting, and third-party branded algorithms.

The SigmaStudio™ graphical development tool is used to program the ADAU1761. This software includes audio processing blocks such as filters, dynamics processors, mixers, and low level DSP functions for fast development of custom signal flows.

The record path includes an integrated microphone bias circuit and six inputs. The inputs can be mixed and muxed before the ADC, or they can be configured to bypass the ADC. The ADAU1761 includes a stereo digital microphone input.

The ADAU1761 includes five high power output drivers (two differential and three single-ended), supporting stereo headphones, an earpiece, or other output transducer. AC-coupled or capless configurations are supported. Individual fine level controls are supported on all analog outputs. The output mixer stage allows for flexible routing of audio.

### **FUNCTIONAL BLOCK DIAGRAM**



# ADAU1761\* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

# COMPARABLE PARTS 🖳

View a parametric search of comparable parts.

### **EVALUATION KITS**

- · ADAU1761 Evaluation Board
- · ADUSB2EBZ Evaluation Board
- The ADSP-BF706 EZ-Kit Lite mini evaluation hardware provides an ultra low-power, low-cost hardware solution for evaluating the ADSP-BF70x Blackfin+ processor family.

### **DOCUMENTATION**

#### **Application Notes**

- AN-1006: Using the EVAL-ADUSB2EBZ
- AN-1056: Capless Headphone Virtual Ground Short-Circuit Protection for the ADAU1361 and ADAU1761 Low Power Codecs
- AN-1323: High Performance Digital MEMS Microphone Simple Interface to SigmaDSP Audio Codec
- AN-1324: High Performance Analog MEMS Microphone's Simple Interface to SigmaDSP Audio Codec
- AN-951: Using Hardware Controls with SigmaDSP GPIO Pins

#### **Data Sheet**

• ADAU1761: SigmaDSP® Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL Data Sheet

# SOFTWARE AND SYSTEMS REQUIREMENTS 🖵

- ADAU1361 Sound CODEC Linux Driver
- Firmware Loader for SigmaDSPs

# TOOLS AND SIMULATIONS $\Box$



- SigmaDSP Processors: Software and Tools
- ADAU1361/ADAU1761 IBIS Models

### REFERENCE DESIGNS 🖳



- CN0219
- CN0296

# DESIGN RESOURCES 🖵



- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

### **DISCUSSIONS**

View all ADAU1761 EngineerZone Discussions.

### SAMPLE AND BUY 🖳

Visit the product page to see pricing options.

### TECHNICAL SUPPORT 🖵

Submit a technical question or find your regional support number.

### DOCUMENT FEEDBACK

Submit feedback for this data sheet.

# **TABLE OF CONTENTS**

| Features                                      |
|-----------------------------------------------|
| Applications1                                 |
| General Description1                          |
| Functional Block Diagram1                     |
| Revision History3                             |
| Specifications4                               |
| Analog Performance Specifications4            |
| Power Supply Specifications                   |
| Typical Current Consumption8                  |
| Typical Power Management Measurements9        |
| Digital Filters10                             |
| Digital Input/Output Specifications10         |
| Digital Timing Specifications11               |
| Digital Timing Diagrams12                     |
| Absolute Maximum Ratings14                    |
| Thermal Resistance                            |
| ESD Caution                                   |
| Pin Configuration and Function Descriptions15 |
| Typical Performance Characteristics17         |
| System Block Diagrams20                       |
| Theory of Operation                           |
| Startup, Initialization, and Power24          |
| Power-Up Sequence                             |
| Power Reduction Modes                         |
| Digital Power Supply24                        |
| Input/Output Power Supply24                   |
| Clock Generation and Management24             |
| Clocking and Sampling Rates                   |
| Core Clock                                    |
| Sampling Rates                                |
| PLL                                           |
| Record Signal Path29                          |
| Input Signal Paths                            |
| Analog-to-Digital Converters31                |
| Automatic Level Control (ALC)32               |
| ALC Parameters                                |
| Noise Gate Function                           |
|                                               |

| Playback Signal Path                       |
|--------------------------------------------|
| Output Signal Paths                        |
| Headphone Output                           |
| Pop-and-Click Suppression                  |
| Line Outputs                               |
| Control Ports                              |
| Burst Mode Writing and Reading38           |
| I <sup>2</sup> C Port                      |
| SPI Port41                                 |
| Serial Data Input/Output Ports             |
| Applications Information                   |
| Power Supply Bypass Capacitors             |
| GSM Noise Filter                           |
| Grounding44                                |
| Exposed Pad PCB Design44                   |
| DSP Core                                   |
| Signal Processing45                        |
| Architecture                               |
| Program Counter45                          |
| Features45                                 |
| Startup                                    |
| Numeric Formats                            |
| Programming                                |
| Program RAM, Parameter RAM, and Data RAM47 |
| Program RAM                                |
| Parameter RAM                              |
| Data RAM                                   |
| Read/Write Data Formats                    |
| Software Safeload                          |
| Software Slew                              |
| General-Purpose Input/Output50             |
| GPIO Pins Set from the Control Port50      |
| Control Registers                          |
| Control Register Details                   |
| Outline Dimensions                         |
| Ordoning Crists                            |

### **REVISION HISTORY**

| 9/10—Rev. B to Rev. C                                              |    |
|--------------------------------------------------------------------|----|
| Changes to Figure 1                                                | 1  |
| 5/10—Rev. A to Rev. B                                              |    |
| Changes to Burst Mode Writing and Reading Section                  | 38 |
| Changes to Table 33                                                |    |
| Added R67: Dejitter Control, 16,438 (0x4036) Section               |    |
| 12/09—Rev. 0 to Rev. A                                             |    |
| Changes to Features Section                                        | 1  |
| Change to General Description Section                              |    |
| Changes to Table 1                                                 | 6  |
| Change to Table 5                                                  | 10 |
| Changes to Figure 6                                                | 13 |
| Changes to Table 10                                                | 15 |
| Changes to Captions of Figure 15, Figure 16, Figure 18, and        |    |
| Figure 19                                                          | 18 |
| Changes to Captions of Figure 21 and Figure 24                     | 19 |
| Added Figure 25; Renumbered Sequentially                           | 19 |
| Change to Figure 26                                                | 20 |
| Change to Figure 27                                                | 21 |
| Change to Figure 28                                                | 22 |
| Change to Theory of Operation Section                              | 23 |
| Changes to Power Reduction Modes Section and                       |    |
| Case 1: PLL Is Bypassed Section                                    | 24 |
| Changes to PLL Lock Acquisition Section                            | 25 |
| Changes to Core Clock Section and Figure 30                        | 26 |
| Change to Sampling Rates Section                                   | 27 |
| Changes to Input Signal Paths Section and Figure 32                | 29 |
| Changes to Figure 33 and Figure 34                                 | 30 |
| Changes to ADC Full-Scale Level Section                            | 31 |
| Change to Automatic Level Control (ALC) Section                    | 32 |
| Changes to Output Signal Paths Section                             | 35 |
| Changes to Headphone Output Section                                | 36 |
| Changes to Jack Detection Section, Pop-and-Click                   |    |
| Suppression Section, and Line Outputs Section                      | 37 |
| Changes to Control Ports Section and I <sup>2</sup> C Port Section |    |
| Added Burst Mode Writing and Reading Section                       | 38 |

| Changes to SPI Port Section                                 | .41 |
|-------------------------------------------------------------|-----|
| Changes to Serial Data Input/Output Ports Section           |     |
| and Table 25                                                | .42 |
| Added Figure 57                                             | .42 |
| Changes to Architecture Section and Figure 67               | .45 |
| Added Startup Section                                       | .45 |
| Changes to Parameter RAM Section and Data RAM Section .     | .47 |
| Changes to Table 33                                         |     |
| Changes to R2: Digital Microphone/Jack Detection Control,   |     |
| 16,392 (0x4008) Section and Table 36                        | .54 |
| Changes to Table 42                                         | .58 |
| Changes to Table 43                                         | .59 |
| Changes to R15: Serial Port Control 0, 16,405 (0x4015)      |     |
| Section and Table 49                                        | .63 |
| Change to Table 50                                          | .64 |
| Changes to Table 51, R18: Converter Control 1, 16,408       |     |
| (0x4018) Section, and Table 52                              | .65 |
| Changes to Table 60, R27: Playback L/R Mixer Right (Mixer 6 | 5)  |
| Line Output Control, 16,417 (0x4021) Section, and Table 61  | .71 |
| Changes to Table 62, R29: Playback Headphone Left Volume    |     |
| Control, 16,419 (0x4023) Section, and Table 63              | .72 |
| Changes to Table 64                                         | .73 |
| Changes to R42: Jack Detect Pin Control, 16,433 (0x4031)    |     |
| Section and Table 76                                        | .79 |
| Changes to R57: DSP Sampling Rate Setting, 16,619 (0x40EB)  | )   |
| Section and Table 81                                        | .81 |
| Change to Table 85                                          | .83 |
| Change to Table 88                                          | .84 |
| Changes to R66: Clock Enable 1, 16,634 (0x40FA) Section     |     |
| and Table 90                                                | 85  |

### 1/09—Revision 0: Initial Version

# **SPECIFICATIONS**

Supply voltage (AVDD) = 3.3 V,  $T_A$  = 25°C, master clock = 12.288 MHz (48 kHz  $f_S$ , 256 ×  $f_S$  mode), input sample rate = 48 kHz, measurement bandwidth = 20 Hz to 20 kHz, word width = 24 bits,  $C_{LOAD}$  (digital output) = 20 pF,  $I_{LOAD}$  (digital output) = 2 mA,  $V_{IH}$  = 2 V,  $V_{IL}$  = 0.8 V, unless otherwise noted. Performance of all channels is identical, exclusive of the interchannel gain mismatch and interchannel phase deviation specifications.

### **ANALOG PERFORMANCE SPECIFICATIONS**

Specifications guaranteed at 25°C (ambient).

Table 1.

| Parameter                             | <b>Test Conditions/Comments</b>         | Min | Тур Ма      | x Unit      |
|---------------------------------------|-----------------------------------------|-----|-------------|-------------|
| ANALOG-TO-DIGITAL CONVERTERS          | ADC performance excludes mixers and PGA |     |             |             |
| ADC Resolution                        | All ADCs                                |     | 24          | Bits        |
| Digital Attenuation Step              |                                         |     | 0.375       | dB          |
| Digital Attenuation Range             |                                         |     | 95          | dB          |
| INPUT RESISTANCE                      |                                         |     |             |             |
| Single-Ended Line Input               | –12 dB gain                             |     | 83          | kΩ          |
|                                       | 0 dB gain                               |     | 21          | kΩ          |
|                                       | 6 dB gain                               |     | 10.5        | kΩ          |
| PGA Inverting Inputs                  | –12 dB gain                             |     | 84.5        | kΩ          |
|                                       | 0 dB gain                               |     | 53          | kΩ          |
|                                       | 35.25 dB gain                           |     | 2           | kΩ          |
| PGA Noninverting Inputs               | All gains                               |     | 105         | kΩ          |
| SINGLE-ENDED LINE INPUT               |                                         |     |             |             |
| Full-Scale Input Voltage (0 dB)       | Scales linearly with AVDD               |     | AVDD/3.3    | V rms       |
| , , , , , , , , , , , , , , , , , , , | AVDD = 1.8 V                            |     | 0.55 (1.56) | V rms (V p- |
|                                       | AVDD = 3.3 V                            |     | 1.0 (2.83)  | V rms (V p- |
| Dynamic Range                         | 20 Hz to 20 kHz, -60 dB input           |     | , ,         |             |
| With A-Weighted Filter (RMS)          | AVDD = 1.8 V                            |     | 94          | dB          |
| <b>3</b>                              | AVDD = 3.3 V                            |     | 99          | dB          |
| No Filter (RMS)                       | AVDD = 1.8 V                            |     | 91          | dB          |
| ,                                     | AVDD = 3.3 V                            |     | 96          | dB          |
| Total Harmonic Distortion + Noise     | -1 dBFS                                 |     |             |             |
|                                       | AVDD = 1.8 V                            |     | -88         | dB          |
|                                       | AVDD = 3.3 V                            |     | -90         | dB          |
| Signal-to-Noise Ratio                 |                                         |     |             |             |
| With A-Weighted Filter (RMS)          | AVDD = 1.8 V                            |     | 94          | dB          |
| , ,                                   | AVDD = 3.3 V                            |     | 99          | dB          |
| No Filter (RMS)                       | AVDD = 1.8 V                            |     | 91          | dB          |
|                                       | AVDD = 3.3 V                            |     | 96          | dB          |
| Gain per Step                         |                                         |     | 3           | dB          |
| Total Gain Range                      |                                         | -12 | +6          |             |
| Mute Attenuation                      |                                         |     | -87         | dB          |
| Interchannel Gain Mismatch            |                                         |     | 0.005       | dB          |
| Offset Error                          |                                         |     | 0           | mV          |
| Gain Error                            |                                         |     | -12         | %           |
| Interchannel Isolation                |                                         |     | 68          | dB          |
| Power Supply Rejection Ratio          | CM capacitor = 20 μF                    |     | <del></del> |             |
|                                       | 100 mV p-p @ 217 Hz                     |     | 65          | dB          |
|                                       | 100 mV p-p @ 1 kHz                      |     | 67          | dB          |

| Parameter                                  | Test Conditions/Comments      | Min | Тур                       | Max    | Unit          |
|--------------------------------------------|-------------------------------|-----|---------------------------|--------|---------------|
| PSEUDO-DIFFERENTIAL PGA INPUT              |                               |     |                           |        |               |
| Full-Scale Input Voltage (0 dB)            | Scales linearly with AVDD     |     | AVDD/3.3                  |        | V rms         |
|                                            | AVDD = 1.8 V                  |     | 0.55 (1.56)               |        | V rms (V p-p) |
|                                            | AVDD = 3.3 V                  |     | 1.0 (2.83)                |        | V rms (V p-p) |
| Dynamic Range                              | 20 Hz to 20 kHz, –60 dB input |     | , ,                       |        |               |
| With A-Weighted Filter (RMS)               | AVDD = 1.8 V                  |     | 92                        |        | dB            |
| , ,                                        | AVDD = 3.3 V                  |     | 98                        |        | dB            |
| No Filter (RMS)                            | AVDD = 1.8 V                  |     | 90                        |        | dB            |
|                                            | AVDD = 3.3 V                  |     | 95                        |        | dB            |
| Total Harmonic Distortion + Noise          | −1 dBFS                       |     |                           |        |               |
|                                            | AVDD = 1.8 V                  |     | -88                       |        | dB            |
|                                            | AVDD = 3.3 V                  |     | -89                       |        | dB            |
| Signal-to-Noise Ratio                      | 1.000                         |     | 0,5                       |        |               |
| With A-Weighted Filter (RMS)               | AVDD = 1.8 V                  |     | 92                        |        | dB            |
| ,                                          | AVDD = 3.3 V                  |     | 98                        |        | dB            |
| No Filter (RMS)                            | AVDD = 1.8 V                  |     | 90                        |        | dB            |
| ivo inter (invis)                          | AVDD = 3.3 V                  |     | 95                        |        | dB            |
| Volume Control Step                        | PGA gain                      |     | 0.75                      |        | dB            |
| Volume Control Range                       | PGA gain                      | -12 | 0.75                      | +35.25 | dB<br>dB      |
| PGA Boost                                  | 1 G/t gain                    | 12  | 20                        | 133.23 | dB            |
| Mute Attenuation                           |                               |     | _87                       |        | dB            |
| Interchannel Gain Mismatch                 |                               |     | 0.005                     |        | dB            |
| Offset Error                               |                               |     | 0.003                     |        | mV            |
| Gain Error                                 |                               |     | -14                       |        | %             |
| Interchannel Isolation                     |                               |     | 83                        |        | dB            |
| Common-Mode Rejection Ratio                | 100 mV rms, 1 kHz             |     | 65                        |        | dB            |
| Common-wode Rejection Ratio                | 100 mV rms, 20 kHz            |     | 65                        |        | dB            |
| FULL DIFFERENTIAL PGA INPUT                | Differential PGA inputs       |     | 03                        |        | ub            |
| Full-Scale Input Voltage (0 dB)            | Scales linearly with AVDD     |     | AVDD/3.3                  |        | V rms         |
| ruii-scale iliput voltage (0 db)           | AVDD = 1.8 V                  |     |                           |        | V rms (V p-p) |
|                                            | AVDD = 1.8 V<br>AVDD = 3.3 V  |     | 0.55 (1.56)<br>1.0 (2.83) |        | V rms (V p-p) |
| Dunamic Pango                              |                               |     | 1.0 (2.63)                |        | v mis (v p-p) |
| Dynamic Range With A Weighted Filter (RMS) | 20 Hz to 20 kHz, –60 dB input |     | 02                        |        | 4D            |
| With A-Weighted Filter (RMS)               | AVDD = 1.8 V                  |     | 92                        |        | dB            |
| N - File - (DMC)                           | AVDD = 3.3 V                  |     | 98                        |        | dB<br>dB      |
| No Filter (RMS)                            | AVDD = 1.8 V                  |     | 90                        |        |               |
| Total Harmania Distantian I Naisa          | AVDD = 3.3 V                  |     | 95                        |        | dB            |
| Total Harmonic Distortion + Noise          | -1 dBFS                       |     | 70                        |        | -10           |
|                                            | AVDD = 1.8 V                  |     | -70<br>-70                |        | dB            |
| C. L. N. B.                                | AVDD = 3.3 V                  |     | <del>-</del> 78           |        | dB            |
| Signal-to-Noise Ratio                      | AV65 10V                      |     | 0.3                       |        | ID.           |
| With A-Weighted Filter (RMS)               | AVDD = 1.8 V                  |     | 92                        |        | dB            |
|                                            | AVDD = 3.3 V                  |     | 98                        |        | dB            |
| No Filter (RMS)                            | AVDD = 1.8 V                  |     | 90                        |        | dB            |
|                                            | AVDD = 3.3 V                  |     | 95                        |        | dB            |
| Volume Control Step                        | PGA gain                      | 4.2 | 0.75                      | 25.25  | dB            |
| Volume Control Range                       | PGA gain                      | -12 |                           | +35.25 | dB            |
| PGA Boost                                  |                               |     | 20                        |        | dB            |
| Mute Attenuation                           |                               |     | <b>–87</b>                |        | dB            |
| Interchannel Gain Mismatch                 |                               |     | 0.005                     |        | dB            |
| Offset Error                               |                               |     | 0                         |        | mV            |
| Gain Error                                 |                               |     | -14                       |        | %             |

| Parameter                         | Test Conditions/Comments                        | Min | Тур         | Max | Unit          |
|-----------------------------------|-------------------------------------------------|-----|-------------|-----|---------------|
| Interchannel Isolation            |                                                 |     | 83          |     | dB            |
| Common-Mode Rejection Ratio       | 100 mV rms, 1 kHz                               |     | 65          |     | dB            |
|                                   | 100 mV rms, 20 kHz                              |     | 65          |     | dB            |
| MICROPHONE BIAS                   | MBIEN = 1                                       |     |             |     |               |
| Bias Voltage                      |                                                 |     |             |     |               |
| 0.65 × AVDD                       | AVDD = 1.8 V, MBI = 1                           |     | 1.17        |     | V             |
|                                   | AVDD = 3.3 V, MBI = 1                           |     | 2.145       |     | V             |
| 0.90 × AVDD                       | AVDD = 1.8 V, MBI = 0                           |     | 1.62        |     | V             |
|                                   | AVDD = 3.3 V, MBI = 0                           |     | 2.97        |     | V             |
| Bias Current Source               | AVDD = 3.3 V, MBI = 0, MPERF = 1                |     | _,,,        | 3   | mA            |
| Noise in the Signal Bandwidth     | AVDD = 3.3 V, 1 kHz to 20 kHz                   |     |             | J   |               |
| Noise in the signal bandwidth     | MBI = 0, MPERF = 0                              |     | 42          |     | nV/√Hz        |
|                                   | MBI = 0, MPERF = 1                              |     | 85          |     | nV/√Hz        |
|                                   | MBI = 1, MPERF = 0                              |     | 25          |     | nV/√Hz        |
|                                   | MBI = 1, MPERF = 1                              |     | 37          |     | nV/√Hz        |
| DIGITAL-TO-ANALOG CONVERTERS      | DAC performance excludes mixers and             |     | 37          |     | 110/ 1112     |
| DIGITAL-TO-ANALOG CONVENTENS      | headphone amplifier                             |     |             |     |               |
| DAC Resolution                    | All DACs                                        |     | 24          |     | Bits          |
| Digital Attenuation Step          |                                                 |     | 0.375       |     | dB            |
| Digital Attenuation Range         |                                                 |     | 95          |     | dB            |
| DAC TO LINE OUTPUT                |                                                 |     |             |     |               |
| Full-Scale Output Voltage (0 dB)  | Scales linearly with AVDD                       |     | AVDD/3.3    |     | V rms         |
| · -                               | AVDD = 1.8 V                                    |     | 0.50 (1.41) |     | V rms (V p-p) |
|                                   | AVDD = 3.3 V                                    |     | 0.92 (2.60) |     | V rms (V p-p) |
| Analog Volume Control Step        | Line output volume control                      |     | 0.75        |     | dB            |
| Analog Volume Control Range       | Line output volume control                      | -57 | 1           | +6  | dB            |
| Mute Attenuation                  | ·                                               |     | -87         |     | dB            |
| Dynamic Range                     | 20 Hz to 20 kHz, –60 dB input, line output mode |     |             |     |               |
| With A-Weighted Filter (RMS)      | AVDD = 1.8 V                                    |     | 96          |     | dB            |
| <b>,</b> , , ,                    | AVDD = 3.3 V                                    |     | 101         |     | dB            |
| No Filter (RMS)                   | AVDD = 1.8 V                                    |     | 93.5        |     | dB            |
|                                   | AVDD = 3.3 V                                    |     | 98          |     | dB            |
| Total Harmonic Distortion + Noise | -1 dBFS, line output mode                       |     |             |     | dB            |
|                                   | AVDD = 1.8 V                                    |     | -90         |     | dB            |
|                                   | AVDD = 3.3 V                                    |     | <b>-92</b>  |     | dB            |
| Signal-to-Noise Ratio             | Line output mode                                |     |             |     |               |
| With A-Weighted Filter (RMS)      | AVDD = 1.8 V                                    |     | 96          |     | dB            |
| with it weighted inter (hivis)    | AVDD = 3.3 V                                    |     | 101         |     | dB            |
| No Filter (RMS)                   | AVDD = 1.8 V                                    |     | 93.5        |     | dB            |
| ivo i inter (mins)                | AVDD = 3.3 V                                    |     | 98          |     | dB            |
| Power Supply Rejection Ratio      | CM capacitor = $20 \mu F$                       |     | 50          |     | GD.           |
| . Swel Supply Rejection hatio     | 100 mV p-p @ 217 Hz                             |     | 56          |     | dB            |
|                                   | 100 mV p-p @ 217 Hz                             |     | 70          |     | dB            |
| Gain Error                        | 100 πν μ-μ ω ι κπ2                              |     |             |     | ив<br>%       |
| Interchannel Gain Mismatch        |                                                 |     | 3<br>0.005  |     | dB            |
| Offset Error                      |                                                 |     | 0.005       |     |               |
| Interchannel Isolation            | 1 kHz 0 dPEC input signal                       |     |             |     | mV            |
| interchanner isolation            | 1 kHz, 0 dBFS input signal                      |     | 100         |     | dB            |

| Parameter                           | Test Conditions/Comments                                   | Min | Тур         | Max | Unit          |
|-------------------------------------|------------------------------------------------------------|-----|-------------|-----|---------------|
| DAC TO HEADPHONE/EARPIECE<br>OUTPUT | Po = output power per channel                              |     |             |     |               |
| Full-Scale Output Voltage (0 dB)    | Scales linearly with AVDD                                  |     | AVDD/3.3    |     | V rms         |
|                                     | AVDD = 1.8 V                                               |     | 0.50 (1.41) |     | V rms (V p-p) |
|                                     | AVDD = 3.3 V                                               |     | 0.92 (2.60) |     | V rms (V p-p) |
| Total Harmonic Distortion + Noise   | –4 dBFS                                                    |     |             |     |               |
| 16 $\Omega$ load                    | $AVDD = 1.8 \text{ V}, P_0 = 6.4 \text{ mW}$               |     | -76         |     | dB            |
|                                     | $AVDD = 3.3 \text{ V}, P_0 = 21.1 \text{ mW}$              |     | -82         |     | dB            |
| $32\Omega$ load                     | $AVDD = 1.8 \text{ V}, P_0 = 3.8 \text{ mW}$               |     | -82         |     | dB            |
|                                     | $AVDD = 3.3 \text{ V}, P_0 = 10.6 \text{ mW}$              |     | -82         |     | dB            |
| Power Supply Rejection Ratio        | CM capacitor = 20 μF                                       |     |             |     |               |
|                                     | 100 mV p-p @ 217 Hz                                        |     | 56          |     | dB            |
|                                     | 100 mV p-p @ 1 kHz                                         |     | 67          |     | dB            |
| Interchannel Isolation              | 1 kHz, 0 dBFS input signal, 32 $\Omega$ load, AVDD = 3.3 V |     |             |     |               |
|                                     | Referred to GND                                            |     | 73          |     | dB            |
|                                     | Referred to CM (capless headphone mode)                    |     | 50          |     | dB            |
| REFERENCE                           |                                                            |     |             |     |               |
| Common-Mode Reference Output        | CM pin                                                     |     | AVDD/2      |     | V             |

### **POWER SUPPLY SPECIFICATIONS**

Table 2.

| Parameter                           | Test Conditions/Comments                  | Min  | Тур  | Max  | Unit |
|-------------------------------------|-------------------------------------------|------|------|------|------|
| SUPPLIES                            |                                           |      |      |      |      |
| Voltage                             | DVDDOUT                                   |      | 1.56 |      | V    |
|                                     | AVDD                                      | 1.8  | 3.3  | 3.65 | V    |
|                                     | IOVDD                                     | 1.63 | 3.3  | 3.65 | V    |
| Digital I/O Current (IOVDD = 1.8 V) | 20 pF capacitive load on all digital pins |      |      |      |      |
| Slave Mode                          | $f_S = 48 \text{ kHz}$                    |      | 0.25 |      | mA   |
|                                     | $f_S = 96 \text{ kHz}$                    |      | 0.48 |      | mA   |
|                                     | $f_S = 8 \text{ kHz}$                     |      | 0.07 |      | mA   |
| Master Mode                         | $f_S = 48 \text{ kHz}$                    |      | 0.62 |      | mA   |
|                                     | $f_S = 96 \text{ kHz}$                    |      | 1.23 |      | mA   |
|                                     | $f_S = 8 \text{ kHz}$                     |      | 0.11 |      | mA   |
| Digital I/O Current (IOVDD = 3.3 V) | 20 pF capacitive load on all digital pins |      |      |      |      |
| Slave Mode                          | $f_S = 48 \text{ kHz}$                    |      | 0.48 |      | mA   |
|                                     | $f_S = 96 \text{ kHz}$                    |      | 0.9  |      | mA   |
|                                     | $f_S = 8 \text{ kHz}$                     |      | 0.13 |      | mA   |
| Master Mode                         | $f_S = 48 \text{ kHz}$                    |      | 1.51 |      | mA   |
|                                     | $f_S = 96 \text{ kHz}$                    |      | 3    |      | mA   |
|                                     | $f_S = 8 \text{ kHz}$                     |      | 0.27 |      | mA   |
| Analog Current (AVDD)               | See Table 3                               |      |      |      |      |

### **TYPICAL CURRENT CONSUMPTION**

Master clock = 12.288 MHz, input sample rate = 48 kHz, input tone = 1 kHz, normal power management settings, ADC input @ -1 dBFS, DAC input @ 0 dBFS. For total power consumption, add the IOVDD current listed in Table 2.

Table 3.

| Operating Voltage    | Audio Path                                               | Clock Generation | Typical AVDD Current Consumption (mA) |
|----------------------|----------------------------------------------------------|------------------|---------------------------------------|
| AVDD = IOVDD = 3.3 V | Record stereo differential to ADC                        | Direct MCLK      | 5.24                                  |
|                      |                                                          | Integer PLL      | 6.57                                  |
|                      | DAC stereo playback to line output (10 k $\Omega$ )      | Direct MCLK      | 5.55                                  |
|                      |                                                          | Integer PLL      | 6.90                                  |
|                      | DAC stereo playback to headphone (16 $\Omega$ )          | Direct MCLK      | 55.5                                  |
|                      |                                                          | Integer PLL      | 56.8                                  |
|                      | DAC stereo playback to headphone (32 Ω)                  | Direct MCLK      | 30.9                                  |
|                      |                                                          | Integer PLL      | 32.25                                 |
|                      | DAC stereo playback to capless headphone (32 $\Omega$ )  | Direct MCLK      | 56.75                                 |
|                      |                                                          | Integer PLL      | 58                                    |
|                      | Record aux stereo bypass to line output (10 k $\Omega$ ) | Direct MCLK      | 1.9                                   |
|                      |                                                          | Integer PLL      | 3.3                                   |
| AVDD = IOVDD = 1.8 V | Record stereo differential to ADC                        | Direct MCLK      | 4.25                                  |
|                      |                                                          | Integer PLL      | 5.55                                  |
|                      | DAC stereo playback to line output (10 kΩ)               | Direct MCLK      | 4.7                                   |
|                      |                                                          | Integer PLL      | 5.7                                   |
|                      | DAC stereo playback to headphone (16 $\Omega$ )          | Direct MCLK      | 30.81                                 |
|                      |                                                          | Integer PLL      | 32                                    |
|                      | DAC stereo playback to headphone (32 Ω)                  | Direct MCLK      | 18.3                                  |
|                      |                                                          | Integer PLL      | 19.5                                  |
|                      | DAC stereo playback to capless headphone (32 $\Omega$ )  | Direct MCLK      | 32.6                                  |
|                      |                                                          | Integer PLL      | 33.7                                  |
|                      | Record aux stereo bypass to line output (10 k $\Omega$ ) | Direct MCLK      | 1.9                                   |
|                      |                                                          | Integer PLL      | 3.07                                  |

### **TYPICAL POWER MANAGEMENT MEASUREMENTS**

Master clock = 12.288 MHz, integer PLL, input sample rate = 48 kHz, input tone = 1 kHz. Pseudo-differential input to ADCs, DACs to line output with 10 k $\Omega$  load. ADC input @ -1 dBFS, DAC input @ 0 dBFS. In Table 4, the mixer boost and power management conditions are set for MXBIAS[1:0], ADCBIAS[1:0], HPBIAS[1:0], and DACBIAS[1:0]. RBIAS[1:0] and PBIAS[1:0] do not have an extreme power saving mode and are therefore set for power saving mode in the extreme power saving rows in Table 4.

Table 4.

| Operating Voltage    | Power Management<br>Setting | Mixer Boost<br>Setting | Typical<br>AVDD Current<br>Consumption (mA) | Typical ADC<br>THD + N (dB) | Typical Line Output<br>THD + N (dB) |
|----------------------|-----------------------------|------------------------|---------------------------------------------|-----------------------------|-------------------------------------|
| AVDD = IOVDD = 3.3 V | Normal (default)            | Normal operation       | 9.6                                         | -91                         | -92.5                               |
|                      |                             | Boost Level 1          | 9.75                                        | -91.5                       | -92.5                               |
|                      |                             | Boost Level 2          | 9.92                                        | -91.5                       | -92.5                               |
|                      |                             | Boost Level 3          | 10.25                                       | -91.5                       | -92.5                               |
|                      | Extreme power saving        | Normal operation       | 7.09                                        | -84.5                       | -87                                 |
|                      |                             | Boost Level 1          | 7.19                                        | -84.8                       | -87.1                               |
|                      |                             | Boost Level 2          | 7.29                                        | -84.8                       | -87.1                               |
|                      |                             | Boost Level 3          | 7.49                                        | -85                         | -87.1                               |
|                      | Power saving                | Normal operation       | 7.67                                        | -89.5                       | -90                                 |
|                      |                             | Boost Level 1          | 7.77                                        | -89.5                       | -90                                 |
|                      |                             | Boost Level 2          | 7.86                                        | -89.8                       | -90                                 |
|                      |                             | Boost Level 3          | 8.07                                        | -89.8                       | -90                                 |
|                      | Enhanced performance        | Normal operation       | 10.55                                       | -91                         | -93.5                               |
|                      |                             | Boost Level 1          | 10.74                                       | -91                         | -93.5                               |
|                      |                             | Boost Level 2          | 10.93                                       | -91                         | -93.5                               |
|                      |                             | Boost Level 3          | 11.33                                       | -91                         | -93.5                               |
| AVDD = IOVDD = 1.8 V | Normal (default)            | Normal operation       | 8.1                                         | -88                         | -91.2                               |
|                      |                             | Boost Level 1          | 8.26                                        | -88                         | -91.2                               |
|                      |                             | Boost Level 2          | 8.41                                        | -88                         | -91.2                               |
|                      |                             | Boost Level 3          | 8.73                                        | -88                         | -91.2                               |
|                      | Extreme power saving        | Normal operation       | 5.73                                        | -85                         | -86                                 |
|                      |                             | Boost Level 1          | 5.82                                        | -85.4                       | -86                                 |
|                      |                             | Boost Level 2          | 5.91                                        | -85.5                       | -86                                 |
|                      |                             | Boost Level 3          | 6.1                                         | -85.5                       | -86                                 |
|                      | Power saving                | Normal operation       | 6.27                                        | -86                         | -89.4                               |
|                      |                             | Boost Level 1          | 6.36                                        | -86.1                       | -89.5                               |
|                      |                             | Boost Level 2          | 6.46                                        | -86.3                       | -89.5                               |
|                      |                             | Boost Level 3          | 6.65                                        | -86.3                       | -89.5                               |
|                      | Enhanced performance        | Normal operation       | 9.01                                        | -88                         | -91.5                               |
|                      |                             | Boost Level 1          | 9.2                                         | -88                         | -91.5                               |
|                      |                             | Boost Level 2          | 9.38                                        | -88                         | -91.5                               |
|                      |                             | Boost Level 3          | 9.76                                        | -88                         | -91.5                               |

### **DIGITAL FILTERS**

Table 5.

| Parameter                | Mode                      | Factor                | Min | Тур    | Max   | Unit |
|--------------------------|---------------------------|-----------------------|-----|--------|-------|------|
| ADC DECIMATION FILTER    | All modes, typ @ 48 kHz   |                       |     |        |       |      |
| Pass Band                |                           | 0.4375 f <sub>s</sub> |     | 21     |       | kHz  |
| Pass-Band Ripple         |                           |                       |     | ±0.015 |       | dB   |
| Transition Band          |                           | 0.5 f <sub>s</sub>    |     | 24     |       | kHz  |
| Stop Band                |                           | <b>0.5625</b> fs      |     | 27     |       | kHz  |
| Stop-Band Attenuation    |                           |                       |     | 67     |       | dB   |
| Group Delay              |                           | 22.9844/fs            |     | 479    |       | μs   |
| DAC INTERPOLATION FILTER |                           |                       |     |        |       |      |
| Pass Band                | 48 kHz mode, typ @ 48 kHz | 0.4535 fs             |     | 22     |       | kHz  |
|                          | 96 kHz mode, typ @ 96 kHz | <b>0.3646</b> fs      |     | 35     |       | kHz  |
| Pass-Band Ripple         | 48 kHz mode, typ @ 48 kHz |                       |     |        | ±0.01 | dB   |
|                          | 96 kHz mode, typ @ 96 kHz |                       |     |        | ±0.05 | dB   |
| Transition Band          | 48 kHz mode, typ @ 48 kHz | <b>0.5</b> fs         |     | 24     |       | kHz  |
|                          | 96 kHz mode, typ @ 96 kHz | 0.5 f <sub>s</sub>    |     | 48     |       | kHz  |
| Stop Band                | 48 kHz mode, typ @ 48 kHz | 0.5465 fs             |     | 26     |       | kHz  |
|                          | 96 kHz mode, typ @ 96 kHz | 0.6354 f <sub>s</sub> |     | 61     |       | kHz  |
| Stop-Band Attenuation    | 48 kHz mode, typ @ 48 kHz |                       |     | 69     |       | dB   |
|                          | 96 kHz mode, typ @ 96 kHz |                       |     | 68     |       | dB   |
| Group Delay              | 48 kHz mode, typ @ 48 kHz | 25/f <sub>s</sub>     |     | 521    |       | μs   |
|                          | 96 kHz mode, typ @ 96 kHz | 11/ <b>f</b> s        |     | 115    |       | μs   |

### **DIGITAL INPUT/OUTPUT SPECIFICATIONS**

 $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$ , IOVDD = 3.3 V  $\pm$  10%.

Table 6.

| Parameter                             | Test Conditions/Comments                        | Min T       | ур Мах             | Unit |
|---------------------------------------|-------------------------------------------------|-------------|--------------------|------|
| INPUT SPECIFICATIONS                  |                                                 |             |                    |      |
| Input Voltage High (V <sub>IH</sub> ) |                                                 | 0.7 × IOVDD |                    | V    |
| Input Voltage Low (V <sub>I</sub> L)  |                                                 |             | $0.3 \times IOVDD$ | V    |
| Input Leakage                         |                                                 |             |                    |      |
| Pull-Ups/Pull-Downs Disabled          | $I_{IH} @ V_{IH} = 3.3 V$                       | -0.17       | +0.17              | μΑ   |
|                                       | $I_{IL} @ V_{IL} = 0 V$                         | -0.17       | +0.17              | μΑ   |
|                                       | $I_{IL} @ V_{IL} = 0 V (MCLK pin)$              | -13.5       | -0.5               | μΑ   |
| Pull-Ups Enabled                      | I <sub>IH</sub> @ V <sub>IH</sub> = 3.3 V       | -0.7        | +0.7               | μΑ   |
|                                       | $I_{IL} @ V_{IL} = 0 V$                         | -13.5       | -0.5               | μΑ   |
| Pull-Downs Enabled                    | $I_{IH} @ V_{IH} = 3.3 V$                       | 2.7         | 8.3                | μΑ   |
|                                       | $I_{IL} @ V_{IL} = 0 V$                         | -0.18       | +0.18              | μΑ   |
| Input Capacitance                     |                                                 |             | 5                  | pF   |
| OUTPUT SPECIFICATIONS                 |                                                 |             |                    |      |
| Output Voltage High (VoH)             | I <sub>OH</sub> = 2 mA @ 3.3 V, 0.85 mA @ 1.8 V | 0.8 × IOVDD |                    | V    |
| Output Voltage Low (Vol)              | I <sub>OL</sub> = 2 mA @ 3.3 V, 0.85 mA @ 1.8 V |             | $0.1 \times IOVDD$ | V    |

### **DIGITAL TIMING SPECIFICATIONS**

 $-40^{\circ}$ C <  $T_A$  <  $+85^{\circ}$ C, IOVDD = 3.3 V ± 10%.

**Table 7. Digital Timing** 

| Twoie / Pignai Timing   |                  | Limit            |      |                                                             |  |
|-------------------------|------------------|------------------|------|-------------------------------------------------------------|--|
| Parameter               | t <sub>MIN</sub> | t <sub>MAX</sub> | Unit | Description                                                 |  |
| MASTER CLOCK            |                  |                  |      |                                                             |  |
| $t_MP$                  | 74               | 488              | ns   | MCLK period, $256 \times f_s$ mode.                         |  |
| t <sub>MP</sub>         | 37               | 244              | ns   | MCLK period, $512 \times f_s$ mode.                         |  |
| $t_MP$                  | 24.7             | 162.7            | ns   | MCLK period, $768 \times f_s$ mode.                         |  |
| $t_MP$                  | 18.5             | 122              | ns   | MCLK period, $1024 \times f_s$ mode.                        |  |
| SERIAL PORT             |                  |                  |      |                                                             |  |
| $t_{BIL}$               | 5                |                  | ns   | BCLK pulse width low.                                       |  |
| t <sub>він</sub>        | 5                |                  | ns   | BCLK pulse width high.                                      |  |
| t <sub>LIS</sub>        | 5                |                  | ns   | LRCLK setup. Time to BCLK rising.                           |  |
| t <sub>liH</sub>        | 5                |                  | ns   | LRCLK hold. Time from BCLK rising.                          |  |
| tsis                    | 5                |                  | ns   | DAC_SDATA setup. Time to BCLK rising.                       |  |
| t <sub>SIH</sub>        | 5                |                  | ns   | DAC_SDATA hold. Time from BCLK rising.                      |  |
| <b>t</b> sodm           |                  | 50               | ns   | ADC_SDATA delay. Time from BCLK falling in master mode.     |  |
| SPI PORT                |                  |                  |      |                                                             |  |
| f <sub>CCLK</sub>       |                  | 10               | MHz  | CCLK frequency.                                             |  |
| <b>t</b> ccpl           | 10               |                  | ns   | CCLK pulse width low.                                       |  |
| t <sub>CCPH</sub>       | 10               |                  | ns   | CCLK pulse width high.                                      |  |
| tcls                    | 5                |                  | ns   | CLATCH setup. Time to CCLK rising.                          |  |
| <b>t</b> <sub>CLH</sub> | 10               |                  | ns   | CLATCH hold. Time from CCLK rising.                         |  |
| <b>t</b> clph           | 10               |                  | ns   | CLATCH pulse width high.                                    |  |
| $t_{CDS}$               | 5                |                  | ns   | CDATA setup. Time to CCLK rising.                           |  |
| <b>t</b> <sub>CDH</sub> | 5                |                  | ns   | CDATA hold. Time from CCLK rising.                          |  |
| t <sub>COD</sub>        |                  | 50               | ns   | COUT three-stated. Time from CLATCH rising.                 |  |
| I <sup>2</sup> C PORT   |                  |                  |      |                                                             |  |
| f <sub>SCL</sub>        |                  | 400              | kHz  | SCL frequency.                                              |  |
| <b>t</b> sclh           | 0.6              |                  | μs   | SCL high.                                                   |  |
| tscll                   | 1.3              |                  | μs   | SCL low.                                                    |  |
| t <sub>scs</sub>        | 0.6              |                  | μs   | Setup time; relevant for repeated start condition.          |  |
| <b>t</b> sch            | 0.6              |                  | μs   | Hold time. After this period, the first clock is generated. |  |
| t <sub>DS</sub>         | 100              |                  | ns   | Data setup time.                                            |  |
| t <sub>SCR</sub>        |                  | 300              | ns   | SCL rise time.                                              |  |
| t <sub>SCF</sub>        |                  | 300              | ns   | SCL fall time.                                              |  |
| <b>t</b> <sub>SDR</sub> |                  | 300              | ns   | SDA rise time.                                              |  |
| t <sub>SDF</sub>        |                  | 300              | ns   | SDA fall time.                                              |  |
| <b>t</b> <sub>BFT</sub> | 0.6              |                  | μs   | Bus-free time. Time between stop and start.                 |  |
| DIGITAL MICROPHONE      |                  |                  |      | $R_{LOAD} = 1 M\Omega$ , $C_{LOAD} = 14 pF$ .               |  |
| t <sub>DCF</sub>        |                  | 10               | ns   | Digital microphone clock fall time.                         |  |
| t <sub>DCR</sub>        |                  | 10               | ns   | Digital microphone clock rise time.                         |  |
| $t_{DDV}$               | 22               | 30               | ns   | Digital microphone delay time for valid data.               |  |
| <b>t</b> <sub>DDH</sub> | 0                | 12               | ns   | Digital microphone delay time for data three-stated.        |  |

### **DIGITAL TIMING DIAGRAMS**




Figure 2. Serial Input Port Timing




Figure 3. Serial Output Port Timing




Figure 4. SPI Port Timing




Figure 5. I<sup>2</sup>C Port Timing




Figure 6. Digital Microphone Timing

### **ABSOLUTE MAXIMUM RATINGS**

### Table 8.

| Parameter                           | Rating                  |
|-------------------------------------|-------------------------|
| Power Supply (AVDD)                 | −0.3 V to +3.65 V       |
| Input Current (Except Supply Pins)  | ±20 mA                  |
| Analog Input Voltage (Signal Pins)  | -0.3 V to AVDD + 0.3 V  |
| Digital Input Voltage (Signal Pins) | -0.3 V to IOVDD + 0.3 V |
| Operating Temperature Range         | −40°C to +85°C          |
| Storage Temperature Range           | −65°C to +150°C         |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### THERMAL RESISTANCE

 $\theta_{JA}$  represents thermal resistance, junction-to-ambient;  $\theta_{JC}$  represents thermal resistance, junction-to-case. All characteristics are for a 4-layer board.

**Table 9. Thermal Resistance** 

| Package Type  | θ <sub>JA</sub> | θις | Unit |
|---------------|-----------------|-----|------|
| 32-Lead LFCSP | 50.1            | 17  | °C/W |

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 7. Pin Configuration

**Table 10. Pin Function Descriptions** 

| Pin No. | Mnemonic      | Type <sup>1</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                             |
|---------|---------------|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | IOVDD         | PWR               | Supply for Digital Input and Output Pins. The digital output pins are supplied from IOVDD, which also sets the highest input voltage that should be seen on the digital input pins. IOVDD should be set between 1.8 V and 3.3 V. The current draw of this pin is variable because it is dependent on the loads of the digital outputs. IOVDD should be decoupled to DGND with a 100 nF capacitor and a 10 µF capacitor. |
| 2       | MCLK          | D_IN              | External Master Clock Input.                                                                                                                                                                                                                                                                                                                                                                                            |
| 3       | ADDR0/CLATCH  | D_IN              | I <sup>2</sup> C Address Bit 0 (ADDR0).                                                                                                                                                                                                                                                                                                                                                                                 |
|         |               |                   | SPI Latch Signal (CLATCH). Must go low at the beginning of an SPI transaction and high at the end of a transaction. Each SPI transaction can take a different number of CCLKs to complete, depending on the address and read/write bit that are sent at the beginning of the SPI transaction.                                                                                                                           |
| 4       | JACKDET/MICIN | D_IN              | Detect Insertion/Removal of Headphone Plug (JACKDET).                                                                                                                                                                                                                                                                                                                                                                   |
|         |               |                   | Digital Microphone Stereo Input (MICIN).                                                                                                                                                                                                                                                                                                                                                                                |
| 5       | MICBIAS       | A_OUT             | Bias Voltage for Electret Microphone.                                                                                                                                                                                                                                                                                                                                                                                   |
| 6       | LAUX          | A_IN              | Left Channel Single-Ended Auxiliary Input. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                            |
| 7       | CM            | A_OUT             | AVDD/2 V Common-Mode Reference. A 10 $\mu$ F to 47 $\mu$ F standard decoupling capacitor should be connected between this pin and AGND to reduce crosstalk between the ADCs and DACs. This pin can be used to bias external analog circuits, as long as they are not drawing current from CM (for example, the noninverting input of an op amp).                                                                        |
| 8       | AVDD          | PWR               | 1.8 V to 3.65 V Analog Supply for DAC and Microphone Bias. This pin should be decoupled locally to AGND with a 100 nF capacitor.                                                                                                                                                                                                                                                                                        |
| 9       | AGND          | PWR               | Analog Ground. The AGND and DGND pins can be tied together on a common ground plane.  AGND should be decoupled locally to AVDD with a 100 nF capacitor.                                                                                                                                                                                                                                                                 |
| 10      | LINP          | A_IN              | Left Channel Noninverting Input or Single-Ended Input 0. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                              |
| 11      | LINN          | A_IN              | Left Channel Inverting Input or Single-Ended Input 1. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                 |
| 12      | RINP          | A_IN              | Right Channel Noninverting Input or Single-Ended Input 2. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                             |
| 13      | RINN          | A_IN              | Right Channel Inverting Input or Single-Ended Input 3. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                |
| 14      | RAUX          | A_IN              | Right Channel Single-Ended Auxiliary Input. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                           |
| 15      | ROUTP         | A_OUT             | Right Line Output, Positive. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                                          |
| 16      | ROUTN         | A_OUT             | Right Line Output, Negative. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                                          |
| 17      | LOUTN         | A_OUT             | Left Line Output, Negative. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                                           |
| 18      | LOUTP         | A_OUT             | Left Line Output, Positive. Biased at AVDD/2.                                                                                                                                                                                                                                                                                                                                                                           |

| Pin No. | Mnemonic        | Type <sup>1</sup> | Description                                                                                                                                                                                                                                                                               |
|---------|-----------------|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 19      | RHP             | A_OUT             | Right Headphone Output. Biased at AVDD/2.                                                                                                                                                                                                                                                 |
| 20      | LHP             | A_OUT             | Left Headphone Output. Biased at AVDD/2.                                                                                                                                                                                                                                                  |
| 21      | MONOOUT         | A_OUT             | Mono Output or Virtual Ground for Capless Headphone. Biased at AVDD/2 when set as mono output.                                                                                                                                                                                            |
| 22      | AGND            | PWR               | Analog Ground. The AGND and DGND pins can be tied together on a common ground plane. AGND should be decoupled locally to AVDD with a 100 nF capacitor.                                                                                                                                    |
| 23      | AVDD            | PWR               | 1.8 V to 3.3 V Analog Supply for ADC, Output Driver, and Input to Digital Supply Regulator. This pin should be decoupled locally to AGND with a 100 nF capacitor.                                                                                                                         |
| 24      | DVDDOUT         | PWR               | Digital Core Supply Decoupling Point. The digital supply is generated from an on-board regulator and does not require an external supply. DVDDOUT should be decoupled to DGND with a 100 nF capacitor and a 10 $\mu$ F capacitor.                                                         |
| 25      | DGND            | PWR               | Digital Ground. The AGND and DGND pins can be tied together on a common ground plane. DGND should be decoupled to DVDDOUT and to IOVDD with 100 nF capacitors and 10 $\mu$ F capacitors.                                                                                                  |
| 26      | ADC_SDATA/GPIO1 | D_IO              | ADC Serial Output Data (ADC_SDATA).  General-Purpose Input/Output 1 (GPIO1).                                                                                                                                                                                                              |
| 27      | DAC_SDATA/GPIO0 | D_IO              | DAC Serial Input Data (DAC_SDATA).                                                                                                                                                                                                                                                        |
|         |                 |                   | General-Purpose Input/Output 0 (GPIO0).                                                                                                                                                                                                                                                   |
| 28      | BCLK/GPIO2      | D_IO              | Serial Data Port Bit Clock (BCLK).                                                                                                                                                                                                                                                        |
|         |                 |                   | General-Purpose Input/Output 2 (GPIO2).                                                                                                                                                                                                                                                   |
| 29      | LRCLK/GPIO3     | D_IO              | Serial Data Port Frame Clock (LRCLK).                                                                                                                                                                                                                                                     |
|         |                 |                   | General-Purpose Input/Output 3 (GPIO3).                                                                                                                                                                                                                                                   |
| 30      | ADDR1/CDATA     | D_IN              | I <sup>2</sup> C Address Bit 1 (ADDR1).                                                                                                                                                                                                                                                   |
|         |                 |                   | SPI Data Input (CDATA).                                                                                                                                                                                                                                                                   |
| 31      | SDA/COUT        | D_IO              | I <sup>2</sup> C Data (SDA). This pin is a bidirectional open-collector input/output. The line connected to this pin should have a 2 k $\Omega$ pull-up resistor.                                                                                                                         |
|         |                 |                   | SPI Data Output (COUT). This pin is used for reading back registers and memory locations. It is three-state when an SPI read is not active.                                                                                                                                               |
| 32      | SCL/CCLK        | D_IN              | $I^2C$ Clock (SCL). This pin is always an open-collector input when in $I^2C$ control mode. The line connected to this pin should have a 2 k $\Omega$ pull-up resistor.                                                                                                                   |
|         |                 |                   | SPI Clock (CCLK). This pin can run continuously or be gated off between SPI transactions.                                                                                                                                                                                                 |
| EP      | Exposed Pad     |                   | Exposed Pad. The exposed pad is connected internally to the ADAU1761 grounds. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the ground plane. See the Exposed Pad PCB Design section for more information. |

 $<sup>^{1}</sup>$  A\_IN = analog input, A\_OUT = analog output, D\_IN = digital input, D\_IO = digital input/output, PWR = power.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Headphone Amplifier Power vs. Input Level, 16  $\Omega$  Load




Figure 9. Headphone Amplifier Power vs. Input Level, 32  $\Omega$  Load




Figure 10. ADC Decimation Filter, 64× Oversampling, Normalized to fs




Figure 11. Headphone Amplifier THD + N vs. Input Level, 16  $\Omega$  Load




Figure 12. Headphone Amplifier THD + N vs. Input Level, 32  $\Omega$  Load




Figure 13. ADC Decimation Filter Pass-Band Ripple,  $64 \times$  Oversampling, Normalized to  $f_S$ 




Figure 14. ADC Decimation Filter, 128× Oversampling, Normalized to  $f_{\text{S}}$ 




Figure 15. ADC Decimation Filter, 128× Oversampling, Double-Rate Mode, Normalized to  $f_{\rm S}$ 




Figure 16. DAC Interpolation Filter, 64× Oversampling, Double-Rate Mode, Normalized to  $f_{\rm S}$ 




Figure 17. ADC Decimation Filter Pass-Band Ripple, 128 $\times$  Oversampling, Normalized to  $f_S$ 




Figure 18. ADC Decimation Filter Pass-Band Ripple, 128 $\times$  Oversampling, Double-Rate Mode, Normalized to  $f_S$ 




Figure 19. DAC Interpolation Filter Pass-Band Ripple,  $64 \times$  Oversampling, Double-Rate Mode, Normalized to  $f_S$ 




Figure 20. DAC Interpolation Filter, 128× Oversampling, Normalized to fs




Figure 21. DAC Interpolation Filter, 128× Oversampling, Double-Rate Mode, Normalized to  $f_{\rm S}$ 




Figure 22. Typical DSP Current Draw




Figure 23. DAC Interpolation Filter Pass-Band Ripple, 128 $\times$  Oversampling, Normalized to  $f_S$ 




Figure 24. DAC Interpolation Filter Pass-Band Ripple, 128× Oversampling, Double-Rate Mode, Normalized to fs





Figure 25. Input Impedance vs. Gain for Analog Inputs

# SYSTEM BLOCK DIAGRAMS



Rev. C | Page 20 of 92




Figure 27. System Block Diagram with Analog Microphones




Figure 28. System Block Diagram with Digital Microphones and SSM2306 Class-D Speaker Driver

### THEORY OF OPERATION

The ADAU1761 is a low power audio codec with an integrated stream-oriented DSP core, making it an all-in-one package that offers high quality audio, low power, small size, and many advanced features. The stereo ADC and stereo DAC each have an SNR of at least +98 dB and a THD + N of at least -90 dB. The serial data port is compatible with I²S, left-justified, right-justified, and TDM modes for interfacing to digital audio data. The operating voltage range is 1.8 V to 3.65 V, with an on-board regulator generating the internal digital supply voltage.

The record signal path includes very flexible input configurations that can accept differential and single-ended analog microphone inputs as well as a digital microphone input. A microphone bias pin provides seamless interfacing to electret microphones. Input configurations can accept up to six single-ended analog signals or variations of stereo differential or stereo single-ended signals with two additional auxiliary single-ended inputs. Each input signal has its own programmable gain amplifier (PGA) for volume adjustment and can be routed directly to the playback path output mixers, bypassing the ADCs. An automatic level control (ALC) can also be implemented to keep the recording volume constant.

The ADCs and DACs are high quality, 24-bit  $\Sigma$ - $\Delta$  converters that operate at selectable 64× or 128× oversampling ratios. The base sampling rate of the converters is set by the input clock rate and can be further scaled with the converter control register settings. The converters can operate at sampling frequencies from 8 kHz to 96 kHz. The ADCs and DACs also include very fine-step digital volume controls.

The playback path allows input signals and DAC outputs to be mixed into various output configurations. Headphone drivers are available for a stereo headphone output, and the other output pins are capable of differentially driving an earpiece speaker. Capless headphone outputs are possible with the use of the mono output as a virtual ground connection. The stereo line outputs can be used as either single-ended or differential outputs and as an optional mix-down mono output.

The DSP core introduces many features that make this codec unique and optimized for audio processing. The program and parameter RAMs can be loaded with custom audio processing signal flow built using the SigmaStudio graphical programming software from Analog Devices, Inc. The values stored in the parameter RAM control individual signal processing blocks, such as equalization filters, dynamics processors, audio delays, and mixer levels.

The SigmaStudio software is used to program and control the SigmaDSP through the control port. Along with designing and tuning a signal flow, the tools can be used to configure all of the DSP registers. The SigmaStudio graphical interface allows anyone with digital or analog audio processing knowledge to easily design DSP signal flow and port it to a target application. At the same time, it provides enough flexibility and programmability for an experienced DSP programmer to have in-depth control of the design. In SigmaStudio, the user can connect graphical blocks (such as biquad filters, dynamics processors, mixers, and delays), compile the design, and load the program and parameter files into the ADAU1761 memory through the control port. Signal processing blocks available in the provided libraries include the following:

- Enhanced stereo capture
- Single- and double-precision biquad filters
- FIR filters
- Dynamics processors with peak or rms detection for mono and multichannel dynamics
- Mixers and splitters
- Tone and noise generators
- Fixed and variable gain
- Loudness
- Delay
- Stereo enhancement
- Dynamic bass boost
- Noise and tone sources
- Level detectors

Additional processing blocks are always being developed. Analog Devices also provides proprietary and third-party algorithms for applications such as matrix decoding, bass enhancement, and surround virtualizers. Contact Analog Devices (www.analog.com) for information about licensing these algorithms.

The ADAU1761 can generate its internal clocks from a wide range of input clocks by using the on-board fractional PLL. The PLL accepts inputs from 8 MHz to 27 MHz.

The ADAU1761 is provided in a small, 32-lead, 5 mm  $\times$  5 mm LFCSP with an exposed bottom pad.

# STARTUP, INITIALIZATION, AND POWER

This section describes the procedure for properly starting up the ADAU1761. The following sequence provides a high level approach to the proper initiation of the system.

- 1. Apply power to the ADAU1761.
- 2. Lock the PLL to the input clock (if using the PLL).
- 3. Enable the core clock.
- Load the register settings.

See the Startup section for more information about the proper start-up sequence.

### **POWER-UP SEQUENCE**

The ADAU1761 uses a power-on reset (POR) circuit to reset the registers upon power-up. The POR monitors the DVDDOUT pin and generates a reset signal whenever power is applied to the chip. During the reset, the ADAU1761 is set to the default values documented in the register map (see the Control Registers section). Typically, with a 10  $\mu F$  capacitor on AVDD, the POR takes approximately 14 ms.




Figure 29. Power-On Reset Sequence

The PLL lock time is dependent on the MCLK rate. Typical lock times are provided in Table 11. The DSP can be enabled immediately after the PLL is locked.

**Table 11. PLL Lock Times** 

| PLL Mode   | MCLK Frequency | Lock Time (Typical) |
|------------|----------------|---------------------|
| Fractional | 8 MHz          | 3.5 ms              |
| Fractional | 12 MHz         | 3.0 ms              |
| Integer    | 12.288 MHz     | 2.96 ms             |
| Fractional | 13 MHz         | 2.4 ms              |
| Fractional | 14.4 MHz       | 2.4 ms              |
| Fractional | 19.2 MHz       | 2.98 ms             |
| Fractional | 19.68 MHz      | 2.98 ms             |
| Fractional | 19.8 MHz       | 2.98 ms             |
| Fractional | 24 MHz         | 2.95 ms             |
| Integer    | 24.576 MHz     | 2.96 ms             |
| Fractional | 26 MHz         | 2.4 ms              |
| Fractional | 27 MHz         | 2.4 ms              |
|            |                |                     |

#### **POWER REDUCTION MODES**

Sections of the ADAU1761 chip can be turned on and off as needed to reduce power consumption. These include the ADCs, the DACs, the PLL, and the DSP core.

In addition, the control registers can be used to configure some functions for power saving, normal, or enhanced performance operation. See the Control Registers section for more information.

The digital filters of the ADCs and DACs can each be set to over-sampling ratios of  $64\times$  or  $128\times$  (default). Setting the oversampling ratios to  $64\times$  for these filters lowers power consumption with a minimal impact on performance. See the Digital Filters section for specifications; see the Typical Performance Characteristics section for graphs of these filters.

#### **DIGITAL POWER SUPPLY**

The digital power supply for the ADAU1761 is generated from an internal regulator. This regulator generates a 1.5 V supply internally. The only external connection to this regulator is the DVDDOUT bypassing point. A 100 nF capacitor and a 10  $\mu$ F capacitor should be connected between this pin and DGND.

### INPUT/OUTPUT POWER SUPPLY

The power for the digital output pins is supplied from IOVDD, and this pin also sets the highest input voltage that should be seen on the digital input pins. IOVDD should be set between 1.8 V and 3.3 V; no digital input signal should be at a voltage level higher than the one on IOVDD. The current draw of this pin is variable because it depends on the loads of the digital outputs. IOVDD should be decoupled to DGND with a 100 nF capacitor and a 10  $\mu F$  capacitor.

#### **CLOCK GENERATION AND MANAGEMENT**

The ADAU1761 uses a flexible clocking scheme that enables the use of many different input clock rates. The PLL can be bypassed or used, resulting in two different approaches to clock management. For more information about clocking schemes, PLL configuration, and sampling rates, see the Clocking and Sampling Rates section.

#### Case 1: PLL Is Bypassed

If the PLL is bypassed, the core clock is derived directly from the MCLK input. The rate of this clock must be set properly in Register R0 (clock control register, Address 0x4000) using the INFREQ[1:0] bits. When the PLL is bypassed, supported external clock rates are  $256\times f_{\text{S}}$ ,  $512\times f_{\text{S}}$ ,  $768\times f_{\text{S}}$ , and  $1024\times f_{\text{S}}$ , where  $f_{\text{S}}$  is the base sampling rate. The core clock of the chip is off until the core clock enable bit (COREN) is asserted. If a clock slower than  $1024\times f_{\text{S}}$  is directly input to the ADAU1761 (bypassing the PLL), the number of available SigmaDSP processing cycles is reduced and the DSPSR bits in Register R57 (Address 0x40EB) should be adjusted accordingly.