



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FEATURES

- Programmable audio processing engine
 - 192 kHz processing path
 - Biquad filters, limiters, volume controls, mixing
- Low latency, 24-bit ADCs and DACs
 - 102 dB SNR (signal through PGA and ADC with A-weighted filter)
 - 107 dB combined SNR (signal through DAC and headphone with A-weighted filter)
- Serial port sample rates from 8 kHz to 192 kHz
- 38 μ s analog-to-analog latency
- 4 single-ended analog inputs—configurable as microphone or line inputs
- Dual stereo digital microphone inputs
- Stereo analog audio output—single-ended or differential, configurable as either line output or headphone driver
- PLL supporting any input clock rate from 8 MHz to 27 MHz
- Full-duplex, asynchronous sample rate converters (ASRCs)
- Power supplies
 - Analog and digital I/O of 1.8 V to 3.3 V
 - Digital signal processing (DSP) core of 1.1 V to 1.8 V

- Low power (15 mW for typical noise cancelling solution)
- I²C and SPI control interfaces, self-boot from I²C EEPROM
- 7 MP pins supporting dual stereo digital microphone inputs, stereo PDM output, mute, DSP bypass, push-button volume controls, and parameter bank switching

APPLICATIONS

- Noise cancelling handsets, headsets, and headphones
- Bluetooth ANC handsets, headsets, and headphones
- Personal navigation devices
- Digital still and video cameras

GENERAL DESCRIPTION

The ADAU1772 is a codec with four inputs and two outputs that incorporates a digital processing engine to perform filtering, level control, signal level monitoring, and mixing. The path from the analog input to the DSP core to the analog output is optimized for low latency and is ideal for noise cancelling headsets. With the addition of just a few passive components, a crystal, and an EEPROM for booting, the ADAU1772 provides a complete headset solution.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. C

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

ADAU1772* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- ADAU1772 Evaluation Board
- ADUSB2EBZ Evaluation Board

DOCUMENTATION

Data Sheet

- ADAU1772: Four ADC, Two DAC Low Power Codec with Audio Processor Data Sheet

User Guides

- UG-477: Evaluating the ADAU1772 Four ADC, Two DAC Low Power Codec with Audio Processor

TOOLS AND SIMULATIONS

- ADAU1772 IBIS Model

DESIGN RESOURCES

- ADAU1772 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADAU1772 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features	1	Control Port	40
Applications.....	1	I ² C Port	40
General Description	1	SPI Port	43
Functional Block Diagram	1	Self-Boot	44
Revision History	3	Multipurpose Pins	45
Specifications.....	4	Push-Button Volume Controls	45
Analog Performance Specifications	4	Limiter Compression Enable	45
Crystal Amplifier Specifications.....	7	Parameter Bank Switching	45
Digital Input/Output Specifications.....	8	Mute	45
Power Supply Specifications.....	8	DSP Bypass Mode	46
Typical Power Consumption.....	9	Serial Data Input/Output Ports	47
Digital Filters.....	9	Tristating Unused Channels.....	47
Digital Timing Specifications	10	Applications Information	50
Absolute Maximum Ratings.....	14	Power Supply Bypass Capacitors.....	50
Thermal Resistance	14	Layout	50
ESD Caution.....	14	Grounding.....	50
Pin Configuration and Function Descriptions.....	15	Exposed Pad PCB Design	50
Typical Performance Characteristics	17	Register Summary	51
System Block Diagrams	28	Register Details	53
Theory of Operation	29	Clock Control Register	53
System Clocking and Power-Up.....	30	PLL Denominator MSB Register.....	54
Clock Initialization.....	30	PLL Denominator LSB Register	54
PLL	30	PLL Numerator MSB Register	54
Clock Output.....	31	PLL Numerator LSB Register.....	55
Power Sequencing	31	PLL Integer Setting Register	55
Signal Routing.....	32	PLL Lock Flag Register	56
Input Signal Paths.....	33	CLKOUT Setting Selection Register.....	56
Analog Inputs.....	33	Regulator Control Register	57
Digital Microphone Input	34	Core Control Register.....	58
Analog-to-Digital Converters.....	34	Filter Engine and Limiter Control Register	59
Output Signal Paths.....	35	DB Value Register 0 Read.....	60
Analog Outputs.....	35	DB Value Register 1 Read.....	60
Digital-to-Analog Converters.....	35	DB Value Register 2 Read.....	61
PDM Output	35	Core Channel 0/Core Channel 1 Input Select Register.....	62
Asynchronous Sample Rate Converters	36	Core Channel 2/Core Channel 3 Input Select Register.....	63
Signal Levels	36	DAC Input Select Register	64
Signal Processing	37	PDM Modulator Input Select Register	65
Instructions	37	Serial Data Output 0/Serial Data Output 1 Input Select Register	66
Data Memory	37		
Parameters.....	37		

Serial Data Output 2/Serial Data Output 3 Input Select Register	67
Serial Data Output 4/Serial Data Output 5 Input Select Register	68
Serial Data Output 6/Serial Data Output 7 Input Select Register	69
ADC_SDATA0/ADC_SDATA1 Channel Select Register.....	70
Output ASRC0/Output ASRC1 Source Register.....	71
Output ASRC2/Output ASRC3 Source Register.....	72
Input ASRC Channel Select Register.....	73
ADC0/ADC1 Control 0 Register	74
ADC2/ADC3 Control 0 Register	75
ADC0/ADC1 Control 1 Register	76
ADC2/ADC3 Control 1 Register	77
ADC0 Volume Control Register	78
ADC1 Volume Control Register	78
ADC2 Volume Control Register	79
ADC3 Volume Control Register	79
PGA Control 0 Register.....	80
PGA Control 1 Register.....	80
PGA Control 2 Register.....	81
PGA Control 3 Register.....	82
PGA Slew Control Register.....	83
PGA 10 dB Gain Boost Register.....	84
Input and Output Capacitor Charging Register	85
DSP Bypass Path Register	86
DSP Bypass Gain for PGA0 Register	86
DSP Bypass Gain for PGA1 Register	86
MIC_BIAS0_1 Control Register	87
DAC Control Register	87
DAC0 Volume Control Register.....	88
DAC1 Volume Control Register.....	88

REVISION HISTORY

3/14—Rev. B to Rev. C

Changes to Figure 60 and Figure 62 Captions	25
Added Figure 64, Figure 65, Figure 66, Figure 67, Figure 68, and Figure 69, Renumbered Sequentially	26
Added Figure 70, and Figure 71	27

12/12—Rev. A to Rev. B

Changes to Figure 90	47
----------------------------	----

Headphone Output Mutes Register	89
Serial Port Control 0 Register.....	90
Serial Port Control 1 Register.....	91
TDM Output Channel Disable Register	92
PDM Enable Register	93
PDM Pattern Setting Register	94
MP0 Function Setting Register	94
MP1 Function Setting Register	95
MP2 Function Setting Register	96
MP3 Function Setting Register	97
MP4 Function Setting Register	98
MP5 Function Setting Register	99
MP6 Function Setting Register	100
Push-Button Volume Settings Register	101
Push-Button Volume Control Assignment Register	102
Debounce Modes Register	103
Headphone Line Output Select Register.....	103
Decimator Power Control Register	105
ASRC Interpolator and DAC Modulator Power Control Register	106
Analog Bias Control 0 Register	106
Analog Bias Control 1 Register	107
Digital Pin Pull-Up Control 0 Register	108
Digital Pin Pull-Up Control 1 Register	109
Digital Pin Pull-Down Control 0 Register	110
Digital Pin Pull-Down Control 1 Register	111
Digital Pin Drive Strength Control 0 Register	112
Digital Pin Drive Strength Control 1 Register	113
Outline Dimensions.....	114
Ordering Guide	114

8/12—Rev. 0 to Rev. A

Changes to Figure 69	31
----------------------------	----

7/12—Revision 0: Initial Version

SPECIFICATIONS

Master clock = core clock = 12.288 MHz, serial input sample rate = 48 kHz, measurement bandwidth = 20 Hz to 20 kHz, word width = 24 bits, ambient temperature = 25°C, outputs line loaded with 10 kΩ.

ANALOG PERFORMANCE SPECIFICATIONS

Supply voltages AVDD = IOVDD = 1.8 V, DVDD = 1.1 V, unless otherwise noted. PLL disabled, direct master clock.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ANALOG-TO-DIGITAL CONVERTERS					
ADC Resolution	All ADCs		24		Bits
Digital Attenuation Step			0.375		dB
Digital Attenuation Range			95		dB
INPUT RESISTANCE					
Single-Ended Line Input	Gain settings do not include 10 dB gain from PGA_x_BOOST settings; this additional gain does not affect input impedance; PGA_POP_DISx = 1 0 dB gain		14.3		kΩ
PGA Inputs	−12 dB gain		32.0		kΩ
	0 dB gain		20		kΩ
	+35.25 dB gain		0.68		kΩ
SINGLE-ENDED LINE INPUT					
Full-Scale Input Voltage	PGA_ENx = 0, PGA_x_BOOST = 0, PGA_POP_DISx = 1 Scales linearly with AVDD		AVDD/3.63		V rms
	AVDD = 1.8 V		0.49		V rms
	AVDD = 1.8 V, 0 dBFS		1.38		V p-p
	AVDD = 3.3 V		0.90		V rms
	AVDD = 3.3 V, 0 dBFS		2.54		V p-p
Dynamic Range ¹	20 Hz to 20 kHz, −60 dB input				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		97		dB
	AVDD = 3.3 V		102		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		94		dB
	AVDD = 3.3 V		99		dB
Signal-to-Noise Ratio (SNR) ²					
With A-Weighted Filter (RMS)	AVDD = 1.8 V		98		dB
	AVDD = 3.3 V		103		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		96		dB
	AVDD = 3.3 V		100		dB
Interchannel Gain Mismatch			40		mdB
Total Harmonic Distortion + Noise (THD + N)	20 Hz to 20 kHz, −1 dBFS				
	AVDD = 1.8 V		−90		dB
	AVDD = 3.3 V		−94		dB
Offset Error			±0.1		mV
Gain Error			±0.2		dB
Interchannel Isolation	CM capacitor = 22 μF		100		dB
Power Supply Rejection Ratio	CM capacitor = 22 μF 100 mV p-p at 1 kHz		55		dB
SINGLE-ENDED PGA INPUT					
Full-Scale Input Voltage	PGA_ENx = 1, PGA_x_BOOST = 0 Scales linearly with AVDD		AVDD/3.63		V rms
	AVDD = 1.8 V		0.49		V rms
	AVDD = 1.8 V, 0 dBFS		1.38		V p-p
	AVDD = 3.3 V		0.90		V rms
	AVDD = 3.3 V, 0 dBFS		2.54		V p-p
Dynamic Range ¹	20 Hz to 20 kHz, −60 dB input				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		96		dB
	AVDD = 3.3 V		102		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		94		dB
	AVDD = 3.3 V		99		dB

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Total Harmonic Distortion + Noise	20 Hz to 20 kHz, -1 dBFS AVDD = 1.8 V AVDD = 3.3 V		-88 -90		dB dB
Signal-to-Noise Ratio ² With A-Weighted Filter (RMS)	AVDD = 1.8 V AVDD = 3.3 V		96 102		dB dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V AVDD = 3.3 V		94 99		dB dB
PGA Gain Variation With -12 dB Setting	Standard deviation		0.05		dB
With +35.25 dB Setting	Standard deviation		0.15		dB
PGA Boost	PGA_x_BOOST		10		dB
PGA Mute Attenuation	PGA_MUTEx		-65		dB
Interchannel Gain Mismatch			0.005		dB
Offset Error			0		mV
Gain Error			±0.2		dB
Interchannel Isolation			83		dB
Power Supply Rejection Ratio	CM capacitor = 22 μF, 100 mV p-p at 1 kHz		63		dB
MICROPHONE BIAS	MIC_ENx = 1				
Bias Voltage 0.65 × AVDD	AVDD = 1.8 V, MIC_GAINx = 1 AVDD = 3.3 V, MIC_GAINx = 1		1.16 2.12		V V
0.90 × AVDD	AVDD = 1.8 V, MIC_GAINx = 0 AVDD = 3.3 V, MIC_GAINx = 0		1.63 2.97		V V
Bias Current Source				3	mA
Output Impedance			1		Ω
MICBIASx Isolation	MIC_GAINx = 0 MIC_GAINx = 1		95 99		dB dB
Noise in the Signal Bandwidth ³	AVDD = 1.8 V, 20 Hz to 20 kHz MIC_GAINx = 0 MIC_GAINx = 1 AVDD = 3.3 V, 20 Hz to 20 kHz MIC_GAINx = 0 MIC_GAINx = 1		27 16 35 19		nV/√Hz nV/√Hz nV/√Hz nV/√Hz
DIGITAL-TO-ANALOG CONVERTERS					
DAC Resolution	All DACs		24		Bits
Digital Attenuation Step			0.375		dB
Digital Attenuation Range			95		dB
DAC SINGLE-ENDED OUTPUT	Single-ended operation, HPOUTLP and HPOUTRP pins				
Full-Scale Output Voltage	Scales linearly with AVDD AVDD = 1.8 V AVDD = 1.8 V, 0 dBFS AVDD = 3.3 V AVDD = 3.3 V, 0 dBFS		AVDD/3.4 0.53 1.5 0.97 2.74		V rms V rms V p-p V rms V p-p
Mute Attenuation			-72		dB
Dynamic Range ¹ With A-Weighted Filter (RMS)	Line output mode, 20 Hz to 20 kHz, -60 dB input AVDD = 1.8 V AVDD = 3.3 V		100 104		dB dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V AVDD = 3.3 V		97 101		dB dB
Signal-to-Noise Ratio ² With A-Weighted Filter (RMS)	Line output mode, 20 Hz to 20 kHz AVDD = 1.8 V AVDD = 3.3 V		100 104		dB dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V AVDD = 3.3 V		98 102		dB dB

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Interchannel Gain Mismatch	Line output mode		20		mdB
Total Harmonic Distortion + Noise	Line output mode, 20 Hz to 20 kHz, -1 dBFS				dB
	AVDD = 1.8 V		-93		dB
	AVDD = 3.3 V		-94		dB
Gain Error	Line output mode		±0.1		dB
Dynamic Range ¹	Headphone mode, 20 Hz to 20 kHz, -60 dB input				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		100		dB
	AVDD = 3.3 V		104		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		97		dB
	AVDD = 3.3 V		101		dB
Signal-to-Noise Ratio ²	Headphone mode, 20 Hz to 20 kHz				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		100		dB
	AVDD = 3.3 V		104		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		98		dB
	AVDD = 3.3 V		102		dB
Interchannel Gain Mismatch	Headphone mode		50		mdB
Total Harmonic Distortion + Noise	Headphone mode, 20 Hz to 20 kHz, -1 dBFS				
32 Ω load	AVDD = 1.8 V, P _o = 6.7 mW		-77		dB
	AVDD = 3.3 V, P _o = 22.4 mW		-80		dB
24 Ω load	AVDD = 1.8 V, P _o = 8.9 mW		-76		dB
	AVDD = 3.3 V, P _o = 30 mW		-79		dB
16 Ω load	AVDD = 1.8 V, P _o = 13 mW		-74		dB
	AVDD = 3.3 V, P _o = 44 mW		-77		dB
Headphone Output Power					
32 Ω Load	AVDD = 1.8 V, <0.1% THD + N		8.4		mW
	AVDD = 3.3 V, <0.1% THD + N		28.1		mW
24 Ω Load	AVDD = 1.8 V, <0.1% THD + N		11.2		mW
	AVDD = 3.3 V, <0.1% THD + N		37.4		mW
16 Ω Load	AVDD = 1.8 V, <0.1% THD + N		16.25		mW
	AVDD = 3.3 V, <0.1% THD + N		55.8		mW
Gain Error	Headphone mode		±0.1		dB
Offset Error			±0.1		mV
Interchannel Isolation	1 kHz, 0 dBFS input signal		100		dB
Power Supply Rejection Ratio	CM capacitor = 22 μF, 100 mV p-p at 1 kHz		70		dB
DAC DIFFERENTIAL OUTPUT					
Full-Scale Output Voltage	Differential operation		AVDD/1.8		V _{rms}
	Scales linearly with AVDD				
	AVDD = 1.8 V		1.0		V _{rms}
	AVDD = 1.8 V, 0 dBFS		2.58		V _{p-p}
	AVDD = 3.3 V		1.83		V _{rms}
	AVDD = 3.3 V, 0 dBFS		5.49		V _{p-p}
Mute Attenuation			-72		dB
Dynamic Range ¹	Line output mode, 20 Hz to 20 kHz, -60 dB input				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		104		dB
	AVDD = 3.3 V		107		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		101		dB
	AVDD = 3.3 V		105		dB
Signal-to-Noise Ratio ²	Line output mode, 20 Hz to 20 kHz				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		105		dB
	AVDD = 3.3 V		108		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		102		dB
	AVDD = 3.3 V		105		dB
Interchannel Gain Mismatch	Line output mode		20		mdB
Total Harmonic Distortion + Noise	Line output mode, 20 Hz to 20 kHz, -1 dBFS				dB
	AVDD = 1.8 V		-96		dB
	AVDD = 3.3 V		-96		dB
Gain Error	Line output mode				%

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Dynamic Range ¹	Headphone mode, 20 Hz to 20 kHz, –60 dB input				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		104		dB
	AVDD = 3.3 V		107		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		102		dB
	AVDD = 3.3 V		104		dB
Signal-to-Noise Ratio ²	Headphone mode, 20 Hz to 20 kHz				
With A-Weighted Filter (RMS)	AVDD = 1.8 V		105		dB
	AVDD = 3.3 V		108		dB
With Flat 20 Hz to 20 kHz Filter	AVDD = 1.8 V		103		dB
	AVDD = 3.3 V		106		dB
Interchannel Gain Mismatch	Headphone mode		75		mdB
Total Harmonic Distortion + Noise	Headphone mode				
32 Ω Load	–1 dBFS, AVDD = 1.8 V, P _o = 27 mW		–75		dB
	–1 dBFS, AVDD = 3.3 V, P _o = 90 mW		–83		dB
24 Ω Load	–2 dBFS, AVDD = 1.8 V, P _o = 28 mW		–75		dB
	–1 dBFS, AVDD = 3.3 V, P _o = 118 mW		–77		dB
16 Ω Load	–3 dBFS, AVDD = 1.8 V, P _o = 33 mW		–75		dB
	–1 dBFS, AVDD = 3.3 V, P _o = 175 mW		–83		dB
Headphone Output Power					
32 Ω Load	AVDD = 1.8 V, <0.1% THD + N		32.5		mW
	AVDD = 3.3 V, <0.1% THD + N		111.8		mW
24 Ω Load	AVDD = 1.8 V, <0.1% THD + N		37.6		mW
	AVDD = 3.3 V, <0.1% THD + N		148.3		mW
16 Ω Load	AVDD = 1.8 V, <0.1% THD + N		41.5		mW
	AVDD = 3.3 V, <0.1% THD + N		189.2		mW
Gain Error	Headphone mode		±0.25		%
Offset Error			±0.1		mV
Interchannel Isolation	1 kHz, 0 dBFS input signal		100		dB
Power Supply Rejection Ratio	CM capacitor = 22 μF 100 mV p-p at 1 kHz		73		dB
CM REFERENCE	CM pin				
Common-Mode Reference Output			AVDD/2		V
Common-Mode Source Impedance			5		kΩ
REGULATOR					
Line Regulation			1		mV/V
Load Regulation			6		mV/mA

¹ Dynamic range is the ratio of the sum of noise and harmonic power in the band of interest with a –60 dBFS signal present to the full-scale power level in decibels.

² SNR is the ratio of the sum of all noise power in the band of interest with no signal present to the full-scale power level in decibels.

³ These specifications are with 4.7 μF decoupling and 5.0 kΩ load on pin.

CRYSTAL AMPLIFIER SPECIFICATIONS

Supply voltages AVDD = IOVDD = 1.8 V, DVDD = 1.1 V, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Jitter			270	500	ps
Frequency Range		8		27	MHz
Load Capacitance				20	pF

DIGITAL INPUT/OUTPUT SPECIFICATIONS

-40°C < T_A < +85°C, IOVDD = 3.3 V ± 10% and 1.8 V – 5%/+10%.

Table 3.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
Input Voltage High (V _{IH})	IOVDD = 3.3 V	2.0			V
	IOVDD = 1.8 V	1.1			V
Input Voltage Low (V _{IL})	IOVDD = 3.3 V			0.8	V
	IOVDD = 1.8 V			0.45	V
Input Leakage	IOVDD = 3.3 V, I _{IH} at V _{IH} = 2.0 V			10	μA
	I _{IL} at V _{IL} = 0.8 V			10	μA
	IOVDD = 1.8 V, I _{IH} at V _{IH} = 1.1 V			10	μA
	I _{IL} at V _{IL} = 0.45 V			10	μA
Output Voltage High (V _{OH}) with Low Drive Strength	I _{OH} = 1 mA	IOVDD – 0.6			V
Output Voltage High (V _{OH}) with High Drive Strength	I _{OH} = 3 mA	IOVDD – 0.6			V
Output Voltage Low (V _{OL}) with Low Drive Strength	I _{OL} = 1 mA			0.4	V
Output Voltage Low (V _{OL}) with High Drive Strength	I _{OL} = 3 mA			0.4	V
Input Capacitance				5	pF

POWER SUPPLY SPECIFICATIONS

Supply voltages AVDD = IOVDD = 1.8 V, DVDD = 1.1 V, unless otherwise noted. PLL disabled, direct master clock.

Table 4.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SUPPLIES					
AVDD Voltage		1.71	1.8	3.63	V
DVDD Voltage		1.045	1.1	1.98	V
IOVDD Voltage		1.71	1.8	3.63	V
Digital I/O Current with IOVDD = 1.8 V	Crystal oscillator enabled				
Slave Mode	f _S = 48 kHz		0.35		mA
	f _S = 192 kHz		0.49		mA
	f _S = 8 kHz		0.32		mA
Master Mode	f _S = 48 kHz		0.53		mA
	f _S = 192 kHz		1.18		mA
	f _S = 8 kHz		0.35		mA
Power-Down			0		μA
Digital I/O Current with IOVDD = 3.3 V	Crystal oscillator enabled				
Slave Mode	f _S = 48 kHz		2.05		mA
	f _S = 192 kHz		2.28		mA
	f _S = 8 kHz		1.99		mA
Master Mode	f _S = 48 kHz		2.4		mA
	f _S = 192 kHz		3.62		mA
	f _S = 8 kHz		2.05		mA
Power-Down			7		μA
Analog Current (AVDD)	See Table 5				
Power-Down	AVDD = 1.8 V		0.6		μA
	AVDD = 3.3 V		13.6		μA
DISSIPATION					
Operation	f _S = 192 kHz (see conditions in Table 5)				
All Supplies			15.5		mW
Digital I/O Supply			0.7		mW
Analog Supply	Includes regulated DVDD current		14.8		mW
Power-Down, All Supplies			1		μW

TYPICAL POWER CONSUMPTION

Typical active noise cancelling (ANC) settings. Master clock = 12.288 MHz, $f_s = 192$ kHz. On-board regulator enabled. Two analog-to-digital converters (ADCs) with PGA enabled and two ADCs configured for line input; no input signal. Two digital-to-analog converters (DACs) configured for differential headphone operation; DAC outputs unloaded. Both MICBIAS0 and MICBIAS1 enabled. ASRCs and pulse density modulated (PDM) modulator disabled. Core running 26 out of 32 possible instructions. For total power consumption, add IOVDD at 8 kHz slave current listed in Table 4.

Table 5.

Operating Voltage	Power Management Setting	Typical AVDD Power Consumption (mA)	Typical ADC THD + N (dB)	Typical HP Output THD + N (dB)
AVDD = IOVDD = 3.3 V	Normal (default)	11.5	-93	-87.5
	Extreme power saving	9.4	-93	-86.5
	Power saving	9.8	-93	-86.5
	Enhanced performance	12.65	-93	-90.5
AVDD = IOVDD = 1.8 V	Normal (default)	9.37	-86	-91
	Extreme power saving	7.40	-84.5	-87
	Power saving	7.78	-84.5	-87.5
	Enhanced performance	10.4	-86	-94.5

DIGITAL FILTERS

Table 6.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
ADC INPUT TO DAC OUTPUT PATH					
Pass-Band Ripple	DC to 20 kHz, $f_s = 192$ kHz			± 0.02	dB
Group Delay	$f_s = 192$ kHz		38		μ s
SAMPLE RATE CONVERTER					
Pass Band	LRCLK < 63 kHz	0		$0.475 \times f_s$	kHz
	63 kHz < LRCLK < 130 kHz	0		$0.4286 \times f_s$	
	LRCLK > 130 kHz	0		$0.4286 \times f_s$	
Pass-Band Ripple	Upsampling, 96 kHz	-0.27		0.05	dB
	Upsampling, 192 kHz	-0.06		0.05	dB
	Downsampling, 96 kHz	0		0.07	dB
	Downsampling, 192 kHz	0		0.07	dB
Input/Output Frequency Range		8		192	kHz
Dynamic Range			100		dB
Total Harmonic Distortion + Noise			-90		dB
Startup Time				15	ms
PDM MODULATOR					
Dynamic Range (A-Weighted)			112		dB
Total Harmonic Distortion + Noise			-92		dB

DIGITAL TIMING SPECIFICATIONS

-40°C < T_A < +85°C, IOVDD = 1.71 V to 3.63 V, DVDD = 1.045 V to 1.98 V.

Table 7. Digital Timing

Parameter	Limit		Unit	Description
	T _{MIN}	T _{MAX}		
MASTER CLOCK				
t _{MP}	37	125	ns	MCLKIN period; 8 MHz to 27 MHz input clock using PLL
t _{MCLK}	77	82	ns	Internal MCLK period; direct MCLK and PLL output divided by 2
SERIAL PORT				
t _{BL}	40		ns	BCLK low pulse width (master and slave modes)
t _{BH}	40		ns	BCLK high pulse width (master and slave modes)
t _{LS}	10		ns	LRCLK setup; time to BCLK rising (slave mode)
t _{LH}	10		ns	LRCLK hold; time from BCLK rising (slave mode)
t _{SS}	5		ns	DAC_SDATA setup; time to BCLK rising (master and slave modes)
t _{SH}	5		ns	DAC_SDATA hold; time from BCLK rising (master and slave modes)
t _{TS}		10	ns	BCLK falling to LRCLK timing skew (master mode)
t _{SOD}	0	34	ns	ADC_SDATAx delay; time from BCLK falling (master and slave modes)
t _{SOTD}		30	ns	BCLK falling to ADC_SDATAx driven in TDM tristate mode
t _{SOTX}		30	ns	BCLK falling to ADC_SDATAx tristated in TDM tristate mode
SPI PORT				
f _{SCLK}		6.25	MHz	SCLK frequency
t _{CCPL}	80		ns	SCLK pulse width low
t _{CCPH}	80		ns	SCLK pulse width high
t _{CLS}	5		ns	SS setup; time to SCLK rising
t _{CLH}	100		ns	SS hold; time from SCLK rising
t _{CLPH}	80		ns	SS pulse width high
t _{CDS}	10		ns	MOSI setup; time to SCLK rising
t _{CDH}	10		ns	MOSI hold; time from SCLK rising
t _{COD}		101	ns	MISO delay; time from SCLK falling
I²C PORT				
f _{SCL}		400	kHz	SCL frequency
t _{SCLH}	0.6		μs	SCL high
t _{SCLL}	1.3		μs	SCL low
t _{SCS}	0.6		μs	SCL rise setup time (to SDA falling), relevant for repeated start condition
t _{SCR}		250	ns	SCL and SDA rise time, C _{LOAD} = 400 pF
t _{SCH}	0.6		μs	SCL fall hold time (from SDA falling), relevant for start condition
t _{DS}	100		ns	SDA setup time (to SCL rising)
t _{SCF}		250	ns	SCL fall time; C _{LOAD} = 400 pF
t _{SDF}		250	ns	SDA fall time; C _{LOAD} = 400 pF
t _{BFT}	0.6		μs	SCL rise setup time (to SDA rising), relevant for stop condition
I²C EEPROM SELF-BOOT				
t _{SCHE}	26 × t _{MP} - 70		ns	SCL fall hold time (from SDA falling), relevant for start condition; t _{MP} is the input clock on the MCLKIN pin
t _{SCSE}	38 × t _{MP} - 70		ns	SCL rise setup time (to SDA falling), relevant for repeated start condition
t _{BFTE}	70 × t _{MP} - 70		ns	SCL rise setup time (to SDA rising), relevant for stop condition
t _{DSE}	6 × t _{MP} - 70		ns	Delay from SCL falling to SDA changing
t _{BHTE}	32 × t _{MP}		ns	SDA rising in self-boot stop condition to SDA falling edge for external master start condition
MULTIPURPOSE AND POWER-DOWN PINS				
t _{GIL}		1.5 × 1/f _S	μs	MPx input latency; time until high or low value is read by core
t _{RLPW}	20		ns	PD low pulse width

Parameter	Limit		Unit	Description
	T _{MIN}	T _{MAX}		
DIGITAL MICROPHONE				
t _{CF}		20	ns	Digital microphone clock fall time
t _{CR}		20	ns	Digital microphone clock rise time
t _{DS}	40			Digital microphone valid data start time
t _{DE}		0	ns	Digital microphone valid data end time
PDM OUTPUT				
t _{DCF}		20	ns	PDM clock fall time
t _{DCR}		20	ns	PDM clock rise time
t _{DDV}	0	30	ns	PDM delay time for valid data

Digital Timing Diagrams




Figure 2. Serial Input Port Timing

10804-002




Figure 3. Serial Output Port Timing

10804-003




Figure 4. SPI Port Timing

10804-004




Figure 5. I²C Port Timing

10804-005




Figure 6. PC Self-Boot Timing




Figure 7. Digital Microphone Timing




Figure 8. PDM Output Timing

ABSOLUTE MAXIMUM RATINGS

Table 8.

Parameter	Rating
Power Supply (AVDD, IOVDD)	-0.3 V to +3.63 V
Digital Supply (DVDD)	-0.3 V to +1.98 V
Input Current (Except Supply Pins)	±20 mA
Analog Input Voltage (Signal Pins)	-0.3 V to AVDD + 0.3 V
Digital Input Voltage (Signal Pins)	-0.3 to IOVDD + 0.3 V
Operating Temperature Range (Case)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} represents the junction-to-ambient thermal resistance; θ_{JC} represents the junction-to-case thermal resistance. Thermal numbers are simulated on a 4-layer JEDEC PCB with the exposed pad soldered to the PCB. θ_{JC} was simulated at the exposed pad on the bottom of the package.

Table 9. Thermal Resistance


Package Type	θ_{JA}	θ_{JC}	Unit
40-Lead LFCSP	29	1.8	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD IS CONNECTED INTERNALLY TO THE ADAU1772 GROUNDS. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE GROUND PLANE. SEE THE EXPOSED PAD PCB DESIGN SECTION FOR MORE INFORMATION.

10804-059

Figure 9. Pin Configuration

Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
1	SDA/MISO	D_IO	I ² C Data (SDA). This pin is a bidirectional open-collector. The line connected to this pin should have a 2.0 kΩ pull-up resistor. SPI Data Output (MISO). This SPI data output is used for reading back registers and memory locations. It is tristated when an SPI read is not active.
2	SCL/SCLK	D_IN	I ² C Clock (SCL). This pin is always an open-collector input when the device is in I ² C control mode. When the device is in self-boot mode, this pin is an open-collector output (I ² C master). The line connected to this pin should have a 2.0 kΩ pull-up resistor.
3	ADDR1/MOSI	D_IN	SPI Clock (SCLK). This pin can either run continuously or be gated off between SPI transactions. I ² C Address 1 (ADDR1).
4	ADDR0/SS	D_IN	SPI Data Input (MOSI). I ² C Address 0 (ADDR0).
5	SELFBOOT	D_IN	SPI Latch Signal (SS). This pin must go low at the beginning of an SPI transaction and high at the end of a transaction. Each SPI transaction can take a different number of SCLK cycles to complete, depending on the address and read/write bit that are sent at the beginning of the SPI transaction.
6	MICBIAS0	A_OUT	Self-Boot. Pull this pin up to IOVDD at power-up to enable the self-boot mode.
7	MICBIAS1	A_OUT	Bias Voltage for Electret Microphone. Decouple with a 1 μF capacitor.
8	AIN0REF	A_IN	Bias Voltage for Electret Microphone. Decouple with a 1 μF capacitor.
9	AIN0	A_IN	ADC0 Input Reference. This reference pin should be ac-coupled to ground with a 10 μF capacitor.
10	AVDD	PWR	ADC0 Input.
11	AGND	PWR	1.8 V to 3.3 V Analog Supply. This pin should be decoupled to AGND with a 0.1 μF capacitor.
12	CM	A_OUT	Analog Ground. The AGND and DGND pins can be tied directly together in a common ground plane. AGND should be decoupled to AVDD with a 0.1 μF capacitor.
			AVDD/2 V Common-Mode Reference. A 10 μF to 47 μF decoupling capacitor should be connected between this pin and ground to reduce crosstalk between the ADCs and DACs. The material of the capacitors is not critical. This pin can be used to bias external analog circuits, as long as they are not drawing current from CM (for example, the noninverting input of an op amp).

Pin No.	Mnemonic	Type ¹	Description
13	AIN1REF	A_IN	ADC1 Input Reference. This reference pin should be ac-coupled to ground with a 10 µF capacitor.
14	AIN1	A_IN	ADC1 Input.
15	AIN2REF	A_IN	ADC2 Input Reference. This reference pin should be ac-coupled to ground with a 10 µF capacitor.
16	AIN2	A_IN	ADC2 Input.
17	AIN3REF	A_IN	ADC3 Input Reference. This reference pin should be ac-coupled to ground with a 10 µF capacitor.
18	AIN3	A_IN	ADC3 Input.
19	AVDD	PWR	1.8 V to 3.3 V Analog Supply. This pin should be decoupled to AGND with a 0.1 µF capacitor.
20	AGND	PWR	Analog Ground.
21	HPOUTLN/LOUTLN	A_OUT	Left Headphone Inverted (HPOUTLN). Line Output Inverted (LOUTLN).
22	HPOUTLP/LOUTLP	A_OUT	Left Headphone Noninverted (HPOUTLP). Line Output Noninverted, Single-Ended Line Output (LOUTLP).
23	AGND	PWR	Headphone Amplifier Ground.
24	AVDD	PWR	Headphone Amplifier Power, 1.8 V to 3.3 V Analog Supply. This pin should be decoupled to AGND with a 0.1 µF capacitor. The PCB trace to this pin should be wider to supply the higher current necessary for driving the headphone outputs.
25	HPOUTRN/LOUTRN	A_OUT	Right Headphone Inverted (HPOUTRN). Line Output Inverted (LOUTRN).
26	HPOUTRP/LOUTRP	A_OUT	Right Headphone Noninverted (HPOUTRP). Line Output Noninverted, Single-Ended Line Output (LOUTRP).
27	$\overline{\text{PD}}$	D_IN	Active Low Power-Down. All digital and analog circuits are powered down. There is an internal pull-down resistor on this pin; therefore, the ADAU1772 is held in power-down mode if its input signal is floating while power is applied to the supply pins.
28	REG_OUT	A_OUT	Regulator Output Voltage. This pin should be connected to DVDD if the internal voltage regulator is being used to generate DVDD voltage.
29	DVDD	PWR	Digital Core Supply. The digital supply can be generated from an on-board regulator or supplied directly from an external supply. In each case, DVDD should be decoupled to DGND with a 0.1 µF capacitor.
30	DGND	PWR	Digital Ground. The AGND and DGND pins can be tied directly together in a common ground plane.
31	LRCLK/MP3	D_IO	Serial Data Port Frame Clock (LRCLK). General-Purpose Input (MP3).
32	BCLK/MP2	D_IO	Serial Data Port Bit Clock (BCLK). General-Purpose Input (MP2).
33	DAC_SDATA/MP0	D_IO	DAC Serial Input Data (DAC_SDATA). General-Purpose Input (MP0).
34	ADC_SDATA0/PDMOUT/MP1	D_IO	ADC Serial Data Output 0 (ADC_SDATA0). Stereo PDM Output to Drive a High Efficiency Class-D Amplifier (PDMOUT). General-Purpose Input (MP1).
35	ADC_SDATA1/CLKOUT/MP6	D_IO	Serial Data Output 1 (ADC_SDATA1). Master Clock Output/Clock for the Digital Microphone Input and PDM Output (CLKOUT). General-Purpose Input (MP6).
36	DMIC2_3/MP5	D_IN	Digital Microphone Stereo Input 2 and Digital Microphone Stereo Input 3 (DMIC2_3). General-Purpose Input (MP5).
37	DMIC0_1/MP4	D_IN	Digital Microphone Stereo Input 0 and Digital Microphone Stereo Input 1 (DMIC0_1). General-Purpose Input (MP4).
38	XTALO	A_OUT	Crystal Clock Output. This pin is the output of the crystal amplifier and should not be used to provide a clock to other ICs in the system. If a master clock output is needed, use CLKOUT (Pin 35).
39	XTALI/MCLKIN	D_IN	Crystal Clock Input (XTALI). Master Clock Input (MCLKIN)
40	IOVDD	PWR	Supply for Digital Input and Output Pins. The digital output pins are supplied from IOVDD, and this sets the highest input voltage that should be seen on the digital input pins. The current draw of this pin is variable because it is dependent on the loads of the digital outputs. IOVDD should be decoupled to DGND with a 0.1 µF capacitor.
	EP		Exposed Pad. The exposed pad is connected internally to the ADAU1772 grounds. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the ground plane. See the Exposed Pad PCB Design section for more information.

¹ D_IO = digital input/output, D_IN = digital input, A_OUT = analog output, A_IN = analog input, PWR = power, A_IN = analog input.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. Relative Level vs. Frequency, $f_s = 48$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 13. Group Delay vs. Frequency, $f_s = 48$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 11. Phase vs. Frequency, 20 kHz Bandwidth, $f_s = 48$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 14. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 48$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 12. Relative Level vs. Frequency, $f_s = 96$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 15. Group Delay vs. Frequency, $f_s = 96$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 16. Phase vs. Frequency, 40 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 19. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 17. Relative Level vs. Frequency, $f_s = 192$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 20. Group Delay vs. Frequency, $f_s = 192$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 18. Phase vs. Frequency, 80 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 21. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = AIN0 to DSP (Without Processing) to LOU TLx




Figure 22. Relative Level vs. Frequency, $f_s = 48$ kHz, Signal Path = AIN0 to ASRC to ADC_SDATA0

10804-021




Figure 25. Group Delay vs. Frequency, $f_s = 48$ kHz, Signal Path = AIN0 to ASRC to ADC_SDATA0

10804-024




Figure 23. Phase vs. Frequency, 20 kHz Bandwidth, $f_s = 48$ kHz, Signal Path = AIN0 to ASRC to ADC_SDATA0

10804-022




Figure 26. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 48$ kHz, Signal Path = AIN0 to ASRC to ADC_SDATA0

10804-025




Figure 24. Relative Level vs. Frequency, $f_s = 96$ kHz, Signal Path = AIN0 to ASRC to ADC_SDATA0

10804-023




Figure 27. Group Delay vs. Frequency, $f_s = 96$ kHz, Signal Path = AIN0 to ASRC to ADC_SDATA0

10804-026




Figure 28. Phase vs. Frequency, 40 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = AIN0 to ASRC to ADC_SDAT0A0

10804-027




Figure 31. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = AIN0 to ASRC to ADC_SDAT0A0

10804-030




Figure 29. Relative Level vs. Frequency, $f_s = 192$ kHz, Signal Path = AIN0 to ASRC to ADC_SDAT0A0

10804-028




Figure 32. Group Delay vs. Frequency, $f_s = 192$ kHz, Signal Path = AIN0 to ASRC to ADC_SDAT0A0

10804-031




Figure 30. Phase vs. Frequency, 80 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = AIN0 to ASRC to ADC_SDAT0A0

10804-029




Figure 33. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = AIN0 to ASRC to ADC_SDAT0A0

10804-032




Figure 34. Relative Level vs. Frequency,
 $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx

10804-033




Figure 37. Group Delay vs. Frequency,
 $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx

10804-036




Figure 35. Phase vs. Frequency, 20 kHz Bandwidth,
 $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx

10804-034




Figure 38. Phase vs. Frequency, 2 kHz Bandwidth,
 $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx

10804-037




Figure 36. Relative Level vs. Frequency,
 $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx

10804-035






Figure 39. Group Delay vs. Frequency,
 $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx

10804-038




10804-039

Figure 40. Phase vs. Frequency, 40 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx




10804-042

Figure 43. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx




10804-040

Figure 41. Relative Level vs. Frequency, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx




10804-043

Figure 44. Group Delay vs. Frequency, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx



10804-041

Figure 42. Phase vs. Frequency, 80 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx



10804-044

Figure 45. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to LOU TLx




Figure 46. Relative Level vs. Frequency, $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




Figure 49. Group Delay vs. Frequency, $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




Figure 47. Phase vs. Frequency, 20 kHz Bandwidth, $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




Figure 50. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 48$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




Figure 48. Relative Level vs. Frequency, $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0






Figure 51. Group Delay vs. Frequency, $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




10804-051

Figure 52. Phase vs. Frequency, 40 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




10804-054

Figure 55. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 96$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




10804-052

Figure 53. Relative Level vs. Frequency, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0




10804-055

Figure 56. Group Delay vs. Frequency, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0



10804-053

Figure 54. Phase vs. Frequency, 80 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0



10804-056

Figure 57. Phase vs. Frequency, 2 kHz Bandwidth, $f_s = 192$ kHz, Signal Path = DAC_SDATA to ASRC to DSP (Without Processing) to ASRC to ADC_SDATA0